ADP5024 Analog Devices, ADP5024 Datasheet - Page 26

no-image

ADP5024

Manufacturer Part Number
ADP5024
Description
Dual 3 MHz, 1200 mA Buck Regulators with One 300 mA LDO
Manufacturer
Analog Devices
Datasheet
ADP5024
PCB LAYOUT GUIDELINES
Poor layout can affect
magnetic interference (EMI) and electromagnetic compatibility
(EMC) problems, ground bounce, and voltage losses. Poor
layout can also affect regulation and stability. A good layout is
implemented using the following guidelines. Also, refer to User
Guide UG-271.
Place the inductor, input capacitor, and output capacitor
close to the IC using short tracks. These components carry
high switching frequencies, and large tracks act as antennas.
Route the output voltage path away from the inductor and
SW node to minimize noise and magnetic interference.
ADP5024
performance, causing electro-
Rev. A | Page 26 of 28
Maximize the size of ground metal on the component side
to help with thermal dissipation.
Use a ground plane with several vias connected to the
component side ground to further reduce noise
interference on sensitive circuit nodes.
Connect VIN1, VIN2, and AVIN together close to the IC
using short tracks.
Data Sheet

Related parts for ADP5024