M25P10-A Numonyx, B.V., M25P10-A Datasheet - Page 28

no-image

M25P10-A

Manufacturer Part Number
M25P10-A
Description
1 Mbit, serial Flash memory, 50 MHz SPI bus interface
Manufacturer
Numonyx, B.V.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25P10-ALTERAP
Manufacturer:
ST
0
Part Number:
M25P10-ALTERATP
Manufacturer:
ST
0
Part Number:
M25P10-AVMB6TG
Manufacturer:
SANYO
Quantity:
67
Part Number:
M25P10-AVMB6TG
Manufacturer:
ST
0
Part Number:
M25P10-AVMB6TG
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
M25P10-AVMN3P
Manufacturer:
ST
0
Part Number:
M25P10-AVMN3P/X
Manufacturer:
ST
0
Part Number:
M25P10-AVMN3TP
Manufacturer:
ST
Quantity:
20 000
Part Number:
M25P10-AVMN3TP/Y
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
M25P10-AVMN6
Manufacturer:
ST
Quantity:
20 000
Part Number:
M25P10-AVMN6P
Manufacturer:
MICRON32
Quantity:
1 248
Part Number:
M25P10-AVMN6P
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
M25P10-AVMN6T
Manufacturer:
NVIDIA
Quantity:
12
Instructions
6.9
28/51
Sector Erase (SE)
The Sector Erase (SE) instruction sets to ‘1’ (FFh) all bits inside the chosen sector. Before it
can be accepted, a Write Enable (WREN) instruction must previously have been executed.
After the Write Enable (WREN) instruction has been decoded, the device sets the Write
Enable Latch (WEL).
The Sector Erase (SE) instruction is entered by driving Chip Select (S) Low, followed by the
instruction code, and three address bytes on Serial Data input (D). Any address inside the
sector (see
must be driven Low for the entire duration of the sequence.
The instruction sequence is shown in
Chip Select (S) must be driven High after the eighth bit of the last address byte has been
latched in, otherwise the Sector Erase (SE) instruction is not executed. As soon as Chip
Select (S) is driven High, the self-timed Sector Erase cycle (whose duration is t
initiated. While the Sector Erase cycle is in progress, the Status Register may be read to
check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1
during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified
time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.
A Sector Erase (SE) instruction applied to a page which is protected by the Block Protect
(BP1, BP0) bits (see
Figure 15. Sector Erase (SE) instruction sequence
1. Address bits A23 to A17 are Don’t care.
Table
S
C
D
3) is a valid address for the Sector Erase (SE) instruction. Chip Select (S)
Table 3
0
1
and
2
Instruction
Table
3
4
Figure
2) is not executed.
5
6
15.
7
MSB
23 22
8
9
24-bit address
2
29 30 31
1
0
AI03751D
SE
M25P10-A
) is

Related parts for M25P10-A