HT0610 Holtek Semiconductor Inc., HT0610 Datasheet - Page 2

no-image

HT0610

Manufacturer Part Number
HT0610
Description
Ht0610 -- 33x120 Lcd Driver
Manufacturer
Holtek Semiconductor Inc.
Datasheet
Block Diagram
Operation of LCD Driver
Description of Block Diagram Module
Rev. 1.10
Command Decoder and
Command Interface
Parallel Interface
Built-in Graphic Display
data RAM (BGDRAM)
Display Timing Generator
Block
This module determines whether the input data is interpreted as data or command.
Data is directed to this module based upon the input of the DCOM pin. If DCOM High,
then data is written to BGDRAM ( Built-in Graphic Display data RAM). DCOM pin Low
indicates that the input at D0~D7 is interpreted as a Command.
CE is the master chip selection signal. A High input enable the input lines ready to sam-
ple signals.
RES pin of same function as Power On Reset (POR). Once RES received the reset sig-
nal, all internal circuitry will back to its initial status. Refer to Command Description
section for more information.
The parallel interface consists of 8 bi-directional data lines (D0~D7), RW and CS. The
RW input High indicates a read operation from the BGDRAM. RW input Low indicates a
write to BGDRAM or Internal Command Registers depending on the status of DCOM
pin input.
The CS input serves as data latch signal (clock).
The BGDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The
size of the BGDRAM is determined by number of row times the number of column
(120´33 =3960 bits). Figure as follow is a description of the BGDRAM address map. For
mechanical flexibility, re-mapping on both segment and common outputs are provided.
This module is an on chip low power RC oscillator circuitry. The oscillator frequency can
be selected in the range of 15kHz to 50kHz by external resistor. One can enable the cir-
cuitry by software command. For external clock provided, feed the clock to OSC2 and
leave OSC1 open.
´
2
Description
April 4, 2007
HT0610

Related parts for HT0610