HD49335F Renesas Electronics Corporation., HD49335F Datasheet - Page 6

• Manufacturer Part Number: HD49335F
• Description: Cds/pga And 10-bit A/d Tg Converter
• Manufacturer: Renesas Electronics Corporation.

HD49335F/HF
Internal Functions
Functional Description
• CDS input
• ADC input
• Automatic offset calibration of PGA and ADC
• DC offset compensation feedback for CCD and CDS
• Pre-blanking
• Digital outputs enable function
Note: 1. It is not
Operating Description
Figure 1 shows CDS/PGA + ADC function block.
1. CDS (Correlated Double Sampling) Circuit
2. PGA Circuit
Rev.1.0, Feb.25.2004, page 6 of 29
 CCD low-frequency noise is suppressed by CDS (correlated double sampling).
 The signal level is clamped at 14 LSB to 76 LSB by resister during the OB period. *
 Gain can be adjusted using 8 bits of register (0.132 dB steps) within the range from –2.36 dB to 31.40 dB. *
 The center level of the input signal is clamped at 512 LSB (Typ).
 Gain can be adjusted using 8 bits of register (0.01784 times steps, register settings) within the range from 0.57
 Digital output is fixed at clamp level
The CDS circuit extracts the voltage differential between the black level and a signal including the black level. The
black level is directly sampled at C1 by using the SP1 pulse, buffered by the SHAMP, then provided to the
CDSAMP.
The signal level is directly sampled at C2 by using the SP2 pulse, and then provided to CDSAMP (see figure 1).
The difference between these two signal levels is extracted by the CDSAMP, which also operates as a
programmable gain amplifier at the previous stage. The CDS input is biased with VRT (2 V). During the PBLK
period, the above sampling and bias operation are paused.
The PGAMP is the programmable gain amplifier for the latter stage. The PGAMP and the CDSAMP set the gain
using 8 bits of register.
The equation below shows how the gain changes when register value N is from 0 to 255.
times (–4.86 dB) to 5.14 times (14.22 dB). *
In CDSIN mode: Gain = (–2.36 dB + 0.033 dB) × N (LOG linear).
In ADCIN mode: Gain = (0.57 times + 0.001784 times) × N (linear).
Full-scale digital output is defined as 0 dB (one time) when 1 V is input.
2. Full-scale digital output is defined as 0 dB (one time) when 1 V is input.
CDS_in
SP1
covered by warranty when 14LSB settings
VRT
SP1
BLKFB
SP2
C2
C1
SH
AMP
Figure 1 CDS/PGA Functional Block Diagram
C3
ADC_in
CDS
AMP
BLKSH
2
Gain setting
(register)
Current
DAC
C4
BLKC
PG
AMP
DAC
Clamp data
(register)
10bit
ADC
1
calibration
DC offset
feedback
Offset
OBP
logic
logic
D0 to D9
2