WM8581SEFT Wolfson Microelectronics Ltd., WM8581SEFT Datasheet - Page 45

no-image

WM8581SEFT

Manufacturer Part Number
WM8581SEFT
Description
Multichannel Codec with S/pdif Transceiver
Manufacturer
Wolfson Microelectronics Ltd.
Datasheet
Product Preview
w
SECONDARY AUDIO INTERFACES (SAIF RX & SAIF TX)
The Transmit and Receive sides of the Secondary Audio Interface share a common LRCLK and a
common BCLK. These can be supplied externally (slave mode) or they can be generated internally
by the WM8581 (master mode). The master mode LRCLK/BCLK are created by the Master Mode
Clock Gen module. The control of this module is described on page 34. The clock supplied to this
module can be ADCMCLK, PLLACLK, PLLBCLK, or MCLK and is selected using the
SAIFMS_CLKSEL register. If the digital routing has been configured such that the SAIF Transmitter
is sourcing the S/PDIF Receiver, then PLLACLK is automatically selected, and it is recommended
that the interface operate in master mode. However, if the SAIF Transmitter sources something other
than the S/PDIF Receiver, and the S/PDIF Receiver is powered up, the PLLACLK and PLLBCLK are
invalid for SAIF operation, so the choice is limited to ADCMCLK (default) or MCLK.
Figure 30 SAIF Clock Selection
Table 36 SAIF Master Mode Clock Control
REGISTER
ADDRESS
R11
BIT
7:6
SAIFMS_
CLKSEL
LABEL
DEFAULT
11
SAIF Master Mode clock source
00 = ADCMCLK pin
01 = PLLACLK
10 = PLLBCLK
11 = MCLK pin
DESCRIPTION
PP Rev 1.0 March 2006
WM8581
45

Related parts for WM8581SEFT