SL1935D ETC, SL1935D Datasheet - Page 14

no-image

SL1935D

Manufacturer Part Number
SL1935D
Description
Single Chip Synthesized Zero IF Tuner
Manufacturer
ETC
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SL1935D
Manufacturer:
ZARLINK
Quantity:
20 000
Part Number:
SL1935D/KG/NP1Q
Manufacturer:
ZARLINK
Quantity:
20 000
SL1935
14
Table 10. Electrical Characteristics
Notes to Table 10
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
SYNTHESISER
SDA,SCL
SDA output voltage
SCL clock rate
Charge pump output current
Charge pump output leakage
Charge pump drive output current
Crystal frequency
Recommended crystal series
resistance
External reference input frequency
External reference drive level
Phase detector comparison
frequency
Equivalent phase noise at phase
detector
Local oscillator programmable
divider division ratio
Reference division ratio
Output port P0
BUFREF output
Address select
Input high voltage
Input low voltage
Input high current
Input low current
Leakage current
Hysterysis
Sink current
Leakage current
Output amplitude
Output impedance
Input high curent
Input low current
All power levels are referred to 75Ω, and 0dBm = 109dBµV.
System specifications refer to total cascaded system of converter/AGC stage and baseband amplifier stagewith nominal
6dB pad as interstage filter and load impedance as detailed in Figure 14.
Baseband dominated IP2. AGC set for 20dB system gain with two tones for intermodulation test at fc+146and
fc+155MHz at 100dBµV generating output intermodulation spur at 9MHz. 30MHz 3dB bandwidthinterstage filter included.
LNA dominated IP2. AGC set for 20dB system gain with two tones for intermodulation test at fc+146 and2*fc+155 MHz at
100dBµV generating output intermodulation spur at 9MHz. 30MHz 3dB bandwidthinterstage filter included.
AGC set for 20dB system gain with two tones for intermodulation test at fc+110 and fc+211MHz at 100dBµVgenerating
output intermodulation spur at 9MHz. 30MHz 3dB bandwidth interstage filter included.
Dynamic range assuming termination as detailed in Figure 14, and including 6 dB interstage filter insertion loss,
delivering 700mVp-p at baseband outputs (pins 17,20). AGC monotonic from Vee to Vcc (Fig.4).
Port powers up in high impedance state.
The level of 2.01GHz downconverted to baseband relative to 1.01GHz with the oscillator tuned to 1GHz,measured with
no input pre-filtering.
The level of second harmonic of 1.01GHz input at –25dBm downconverted to baseband relative to 2.01GHz at–40 dBm
with the oscillator tuned to 2GHz, measured with no input pre-filtering.
If the BUFREF output is not used it should be left open circuit or connected to Vccd, and disabled by settingRE = ‘0’.
This parameter is very application dependant. With good RF isolation <-60dBm can be achieved.
Characteristic
Pin
3,4
1,2
36
36
35
34
18
3
4
2
2
5
(Continued)
Min
0.25
240
-10
0.5
0.2
10
3
0
2
2
2
Value
-152
0.35
250
Typ
+-3
0.4
32767
+-10
Max
400
200
-0.5
0.45
0.4
0.6
0.5
5.5
1.5
10
20
20
10
10
4
1
dBc/Hz
Units
MHz
MHz
MHz
Vpp
Vpp
kHz
mA
mA
mA
mA
µA
nA
µA
µA
µA
V
V
V
V
V
Vcc = Vee = 0V
Isink = 3mA
Isink = 6mA
Vpin36 = 2V. (Table 5)
Vpin36 = 2V
Vpin35 = 0.7V
(Fig.15 for application)
4MHz parallel resonant crystal
Sinewave coupled via 10nF blocking
capacitor
Sinewave coupled via 10nF blocking
capacitor
SSB within loop bandwidth, all
comparison frequencies
(Table 3)
(Note 7)
Vport = 0.7
Vport = Vcc
AC coupled. (Note 10.)
Enabled by bit RE = 1 and default
state on power-up.
(Table 9c)
Vin = Vcc
Vin = Vee
I
Input voltage = Vcc
Input voltage = Vee
2
C 'fast mode' compliant
Conditions

Related parts for SL1935D