LM3S6110 Luminary Micro, Inc, LM3S6110 Datasheet - Page 323

• Manufacturer Part Number: LM3S6110
• Description: Lm3s6110 Arm Microcontroller
• Manufacturer: Luminary Micro, Inc

13.4
Table 13-2. Ethernet Register Map
July 25, 2008
Ethernet MAC
MII Management
Offset
0x00C
0x01C
0x02C
0x000
0x000
0x004
0x008
0x010
0x014
0x018
0x020
0x024
0x030
0x034
0x038
-
-
-
-
Name
MACRIS
MACIACK
MACIM
MACRCTL
MACTCTL
MACDATA
MACIA0
MACIA1
MACTHR
MACMCTL
MACMDV
MACMTXD
MACMRXD
MACNP
MACTR
MR0
MR1
MR2
MR3
Ethernet Register Map
Table 13-2 on page 323 lists the Ethernet MAC registers. All addresses given are relative to the
Ethernet MAC base address of 0x4004.8000.
The IEEE 802.3 standard specifies a register set for controlling and gathering status from the PHY.
The registers are collectively known as the MII Management registers and are detailed in Section
22.2.4 of the IEEE 802.3 specification. Table 13-2 on page 323 also lists these MII Management
registers. All addresses given are absolute and are written directly to the REGADR field of the
MACMCTL register. The format of registers 0 to 15 are defined by the IEEE specification and are
common to all PHY implementations. The only variance allowed is for features that may or may not
be supported by a specific PHY. Registers 16 to 31 are vendor-specific registers, used to support
features that are specific to a vendors PHY implementation. Vendor-specific registers not listed are
reserved.
Type
W1C
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
RO
RO
RO
RO
0x0000.0000
0x0000.0000
0x0000.007F
0x0000.0008
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.003F
0x0000.0000
0x0000.0080
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x000E
0x3100
0x7849
0x7237
Reset
Preliminary
Description
Ethernet MAC Raw Interrupt Status
Ethernet MAC Interrupt Acknowledge
Ethernet MAC Interrupt Mask
Ethernet MAC Receive Control
Ethernet MAC Transmit Control
Ethernet MAC Data
Ethernet MAC Individual Address 0
Ethernet MAC Individual Address 1
Ethernet MAC Threshold
Ethernet MAC Management Control
Ethernet MAC Management Divider
Ethernet MAC Management Transmit Data
Ethernet MAC Management Receive Data
Ethernet MAC Number of Packets
Ethernet MAC Transmission Request
Ethernet PHY Management Register 0 – Control
Ethernet PHY Management Register 1 – Status
Ethernet PHY Management Register 2 – PHY Identifier
1
Ethernet PHY Management Register 3 – PHY Identifier
2
LM3S6110 Microcontroller
page
See
325
327
328
329
330
331
333
334
335
336
337
338
339
340
341
342
344
346
347
323