AD9520 Analog Devices, Inc., AD9520 Datasheet - Page 71

• Manufacturer Part Number: AD9520
• Description: 12 Lvpecl/24 Cmos Output Clock Generator
• Manufacturer: Analog Devices, Inc.

Reg.
Addr
(Hex) Bit(s) Name
193
193
194
194
194
194
194
195
195
195
196
196
197
197
197
197
197
[7:4]
[3:0]
[7]
[6]
[5]
[4]
[3:0]
[2]
[1]
[0]
[7:4]
[3:0]
[7]
[6]
[5]
[4]
[3:0]
Divider 1 low cycles
Divider 1 high cycles
Divider 1 bypass
Divider 1 ignore SYNC
Divider 1 force high
Divider 1 start high
Divider 1 phase offset
Channel 1 power-down
Channel 1 direct-to-output
Disable Divider 1 DCC
Divider 2 low cycles
Divider 2 high cycles
Divider 2 bypass
Divider 2 ignore SYNC
Divider 2 force high
Divider 2 start high
Divider 2 phase offset
Description
Number of clock cycles (minus 1) of the divider input during which the divider output stays
low. A value of 0x3 means that the divider is low for four input clock cycles (default: 0x3).
Number of clock cycles (minus 1) of the divider input during which the divider output stays
high. A value of 0x3 means that the divider is high for four input clock cycles (default: 0x3).
Bypasses and powers down the divider; routes input to divider output.
[7] = 0; use divider (default).
[7] = 1; bypass divider.
Ignore SYNC.
[6] = 0; obey chip-level SYNC signal (default).
[6] = 1; ignore chip-level SYNC signal.
Forces divider output to high. This requires that ignore SYNC also be set.
[5] = 0; divider output forced to low (default).
[5] = 1; divider output forced to high.
Selects clock output to start high or start low.
[4] = 0; start low (default).
[4] = 1; start high.
Phase offset (default: 0x0).
Channel 1 powers down.
[2] = 0; normal operation (default).
[2] = 1; powered down. (OUT3/OUT3, OUT4/OUT4, and OUT5/OUT5 are put into safe power-
down mode by setting this bit.)
Connects OUT3, OUT4, and OUT5 to Divider 1 or directly to CLK.
[1] = 0; OUT3, OUT4, and OUT5 are connected to Divider 1 (default).
[1] = 1;
If 0x1E1[0] = 0, the CLK is routed directly to OUT3, OUT4, and OUT5.
If 0x1E1[0] = 1, there is no effect.
Duty-cycle correction function.
[0] = 0; enable duty-cycle correction (default).
[0] = 1; disable duty-cycle correction.
Number of clock cycles (minus 1) of the divider input during which the divider output stays
low. A value of 0x1 means the divider is low for two input clock cycles (default: 0x1).
Number of clock cycles (minus 1) of the divider input during which the divider output stays
high. A value of 0x1 means the divider is high for two input clock cycles (default: 0x1).
Bypasses and powers down the divider; routes input to divider output.
[7] = 0; use divider (default).
[7] = 1; bypass divider.
Ignore SYNC.
[6] = 0; obey chip-level SYNC signal (default).
[6] = 1; ignore chip-level SYNC signal.
Forces divider output to high. This requires that ignore SYNC also be set.
[5] = 0; divider output forced to low (default).
[5] = 1; divider output forced to high.
Selects clock output to start high or start low.
[4] = 0; start low (default).
[4] = 1; start high.
Phase offset(default: 0x0).
Rev. 0 | Page 71 of 80
AD9520-5