LTC2492 Linear Technology, LTC2492 Datasheet - Page 16

no-image

LTC2492

Manufacturer Part Number
LTC2492
Description
24-Bit 2-/4-Channel ADC
Manufacturer
Linear Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LTC2492CDE
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2492CDE#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC2492CDE#TRPBF
Manufacturer:
SUSUMU
Quantity:
400 000
Part Number:
LTC2492IDE
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2492IDE#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC2492IDE#TRPBF
Manufacturer:
LT
Quantity:
1 200
www.DataSheet4U.com
APPLICATIONS INFORMATION
LTC2492
SERIAL INTERFACE PINS
The LTC2492 transmits the conversion result, reads the
input confi guration, and receives a start of conversion
command through a synchronous 3- or 4-wire interface.
During the conversion and sleep states, this interface
can be used to access the converter status. During the
data output state, it is used to read the conversion result,
program the input channel, rejection frequency, speed
multiplier, and select the temperature sensor.
Serial Clock Input/Output (SCK)
The serial clock pin (SCK) is used to synchronize the data
input/output transfer. Each bit is shifted out of the SDO
pin on the falling edge of SCK and data is shifted into the
SDI pin on the rising edge of SCK.
The serial clock pin (SCK) can be confi gured as either a
master (SCK is an output generated internally) or a slave
(SCK is an input and applied externally). Master mode
(Internal SCK) is selected by simply fl oating the SCK pin.
Slave mode (External SCK) is selected by driving SCK low
during power up and each falling edge of CS. Specifi c
details of these SCK modes are described in the Serial
Interface Timing Modes section.
Serial Data Output (SDO)
The serial data output pin (SDO) provides the result of the
last conversion as a serial bit stream (MSB fi rst) during
the data output state. In addition, the SDO pin is used as
an end of conversion indicator during the conversion and
sleep states.
When CS is HIGH, the SDO driver is switched to a high
impedance state in order to share the data output line with
other devices. If CS is brought LOW during the conversion
phase, the EOC bit (SDO pin) will be driven HIGH. Once
the conversion is complete, if CS is brought LOW, EOC will
be driven LOW indicating the conversion is complete and
the result is ready to be shifted out of the device.
Chip Select (CS)
The active low CS pin is used to test the conversion status,
enable I/O data transfer, initiate a new conversion, control
16
the duration of the sleep state, and set the SCK mode.
At the conclusion of a conversion cycle, while CS is HIGH,
the device remains in a low power sleep state where the
supply current is reduced several orders of magnitude. In
order to exit the sleep state and enter the data output state,
CS must be pulled low. Data is now shifted out the SDO pin
under control of the SCK pin as described previously.
A new conversion cycle is initiated either at the conclusion
of the data output cycle (all 32 data bits read) or by pulling
CS HIGH any time between the fi rst and 32nd rising edges
of the serial clock (SCK). In this case, the data output is
aborted and a new conversion begins.
Serial Data Input (SDI)
The serial data input (SDI) is used to select the input
channel, rejection frequency, speed multiplier and to
access the integrated temperature sensor. Data is shifted
into the device during the data output/input state on the
rising edge of SCK while CS is low.
OUTPUT DATA FORMAT
The LTC2492 serial output stream is 32 bits long. The
fi rst bit indicates the conversion status, the second bit is
always zero, and the third bit conveys sign information.
The next 24 bits are the conversion result, MSB fi rst. The
remaining 5 bits are sub LSBs beyond the 24-bit level
that may be included in averaging or discarded without
loss of resolution.
Bit 31 (fi rst output bit) is the end of conversion (EOC)
indicator. This bit is available on the SDO pin during the
conversion and sleep states whenever CS is LOW. This bit
is HIGH during the conversion cycle, goes LOW once the
conversion is complete, and is HI-Z when CS is HIGH.
Bit 30 (second output bit) is a dummy bit (DMY) and is
always LOW.
Bit 29 (third output bit) is the conversion result sign indicator
(SIG). If the selected input (V
0V, this bit is HIGH. If V
IN
< 0, this bit is LOW.
IN
= IN
+
– IN
) is greater than
2492fb

Related parts for LTC2492