ad5066bruz-1reel7 Analog Devices, Inc., ad5066bruz-1reel7 Datasheet - Page 9

• Manufacturer Part Number: ad5066bruz-1reel7
• Description: Fully Accurate 16-bit Unbuffered Vout Dac Spi Interface 2.7 V To 5.5 V In A Tssop
• Manufacturer: Analog Devices, Inc.

Preliminary Technical Data
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 6. Pin Function Descriptions
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Mnemonic
LDAC
SYNC
V
V
V
V
V
POR
V
CLR
V
V
V
GND
DIN
SCLK
DD
REF
REF
OUT
OUT
REF
REF
OUT
OUT
B
A
C
D
A
C
D
B
Description
Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data. This
allows all DAC outputs to simultaneously update. Alternatively, this pin can be tied permanently low.
Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes
low, it powers on the SCLK and DIN buffers and enables the input shift register. Data is transferred in on
the falling edges of the next 32 clocks. If SYNC is taken high before the 32nd falling edge, the rising edge
of SYNC acts as an interrupt and the write sequence is ignored by the device.
Power Supply Input. These parts can be operated from 2.7 V to 5.5 V, and the supply should be decoupled
with a 10 µF capacitor in parallel with a 0.1 µF capacitor to GND.
Dac B reference input .This is the reference voltage input pin for Dac B.
Dac A reference input .This is the reference voltage input pin for Dac A.
Unbuffered analog output voltage from DAC A.
Unbuffered analog output voltage from DAC C.
Power-on Reset Pin. Tying this pin to GND powers up the part to 0 V. Tying this pin to V
the part to midscale.
Dac B reference input .This is the reference voltage input pin for Dac C.
Asynchronous Clear Input. The CLR input is falling edge sensitive. When CLR is low, all LDAC pulses are
ignored. When CLR is activated, the input register and the DAC register are updated with the data
contained in the CLR code register—zero, midscale, or full scale. Default setting clears the output to 0 V.
Dac A reference input .This is the reference voltage input pin for Dac D.
Unbuffered analog output voltage from DAC D.
Unbuffered analog output voltage from DAC B.
Ground Reference Point for All Circuitry on the Part.
Serial Data Input. This device has a 32-bit shift register. Data is clocked into the register on the falling
edge of the serial clock input.
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input.
Data can be transferred at rates of up to 50 MHz.
Figure 4. 16-Lead TSSOP (RU-16)
Rev. PrB | Page 9 of 20
DD
powers up
AD5066