ics932s421 Integrated Device Technology, ics932s421 Datasheet - Page 7

no-image

ics932s421

Manufacturer Part Number
ics932s421
Description
Pcie Gen 2 & Fbd Compliant Ck410b Ck410b+ Clock For Intel-based Servers
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ics932s421BGLF
Manufacturer:
ICS
Quantity:
3 078
Part Number:
ics932s421BGLFT
Manufacturer:
ICS
Quantity:
20 000
Company:
Part Number:
ics932s421BGLFT
Quantity:
1 980
Part Number:
ics932s421CGLFT
Manufacturer:
IDT
Quantity:
20 000
1340B—06/13/07
1
2
NOTES:
1. Post processed evaluation through PCI-SIG supplied Matlab scripts.
2. Refer to FB-DIMM Specification: “High Speed Differential Point-to-Point Link at 1.5 V” for updates to this specification.
3. Refer to the latest PCIexpress 2.0 Base Specification (Currently Rev 0.9 dated 9/1/2006)
4. These jitter numbers are defined for a BER of 1E-12. Measured numbers at a smaller sample size have to be extrapolated to this BER target.
5.
6. Guaranteed by design and characterization, not 100% tested in production.
7. PCIe Gen1 and Gen2 specs apply to SRC outputs. FBD spec applies to CPU outputs..
Electrical Characteristics - SRC 0.7V Current Mode Differential Pair
T
PLL Phase Jitter Impact
Guaranteed by design, not 100% tested in production.
Crossing Voltage (abs) Vcross(abs)
Current Source Output
Crossing Voltage (var)
All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFout is at 14.31818MHz
Output phase jitter impact – PCIe
A
Output phase jitter impact - PCIe
Output phase jitter impact – FBD
Jitter, Cycle to cycle
Absolute min period
Rise Time Variation
z
Fall Time Variation
= 0 - 70°C; V
= 0.54 is implying a jitter peaking of 3 dB.
Average period
Long Accuracy
PARAMETER
Voltage High
Max Voltage
Voltage Low
Min Voltage
Impedance
Duty Cycle
Rise Time
Fall Time
Integrated
Circuit
Systems, Inc.
Skew
Parameter
Gen1
Gen2
DD
= 3.3 V +/-5%; C
SYMBOL
d-Vcross
Tabsmin
Tperiod
VHigh
t
VLow
Vovs
Vuds
jcyc-cyc
ppm
d-t
d-t
t
Zo
d
sk3
t
t
t3
r
f
r
f
θ
θ
L
θ
PCIe2Lo
PCIe2Hi
θ
=2pF, R
PCIe1
FBD
Statistical measurement on single
ended signal using oscilloscope
Measurement on single ended
Measurement from differential
Measurement from differential
Variation of crossing over all
see Tperiod min-max values
V
signal using absolute value.
100.00MHz nominal/spread
V
OL
OH
S
SRC(4:0), V
=33.2Ω, R
100.00MHz nominal
= 0.175V, V
from 1.5MHz-Nyquist both using the Gen2
100.00MHz spread
from 10KHz-1.5MHz (with SSC removed)
= 0.525V V
(including PLL BW 1.5-22 MHz, z = 0.54,
(including PLL BW 11- 33 Mz, z = 0.54,
CONDITIONS
wavefrom
wavefrom
Td=10 ns, Ftrk=1.5 MHz )
V
Td=5 ns, Ftrk=0.2 MHz)
edges
O
difference function
= V
P
7
=49.9Ω, Ι
Conditions
T
OH
OL
x
= 50%
= 0.175V
= 0.525V
REF
= 475Ω
9.9970
9.9970
9.8720
3000
-150
-300
-300
MIN
660
250
175
175
45
Min Typ. Max
0
0
0
0
TYP
10.0030
10.0533
3.1
86
1150
MAX
3
3
850
150
550
140
300
700
700
125
125
250
125
55
ICS932S421B
ps RMS
ps RMS
ps RMS
Units
ps
UNITS NOTES
ppm
mV
mV
mV
mV
ns
ns
ns
ps
ps
ps
ps
ps
ps
%
1,3,4,5,
1,3,6,7
1,3,6,7
2,5,6,7
Notes
6,7
1,2
1,2
1
1
1
1
1
1
1
2
2
1
1
1
1
1
1
1

Related parts for ics932s421