mc92600 Freescale Semiconductor, Inc, mc92600 Datasheet - Page 40

• Manufacturer Part Number: mc92600
• Description: Quad 1.25 Gbaud Serdes User S Manual
• Manufacturer: Freescale Semiconductor, Inc

Device Operations
3.5.4
The receiver interface facilitates transfer of received data to the system. It also provides
information on the status of the link. Table 3-1, "MC92600 Receiver Interface Signals,”
describes each of the signals involved in receiver operation.
The receiver interface, through which received data is obtained, may be operated in byte
mode or in 10-bit interface mode. Several timing mode options exist for the receiver
interface. Each of the operating modes are described in the following sections.
3.5.4.1
The receiver interface may be operated in byte mode or in 10-bit interface (TBI) mode.
Received data is a byte (8 bits) of uncoded data when in byte mode. Byte interface mode is
enabled by setting the TBIE signal low.
The internal 8B/10B decoder is used to decode data from the 10-bit character received. The
received byte is on the RECV_x_7 through RECV_x_0 signals.
The RECV_x_K is asserted when the byte represents a special 8B/10B code, otherwise it
is low, indicating that the byte is normal data.
The RECV_x_IDLE is asserted when the byte is the special 8B/10B idle (K28.5) code. This
can be used by system logic for synchronization or data parsing. RECV_x_IDLE is set low
when the byte is normal data or a non-idle special code. RECV_x_IDLE is asserted and
RECV_x_K is set low to indicate that an underrun/overrun error occurred. See Section 3.6,
“Receiver Interface Error Codes” for more information on error conditions.
The RECV_x_ERR is set low when the receiver is operating normally, and is asserted when
received data contains an error or the receiver is in an error state. The state of the
RECV_x_IDLE and RECV_x_K signals are decoded to determine the error condition.
Table 3.6, "Receiver Interface Error Codes” describes the error codes and their meaning.
The receiver interface is timed to the recovered clock, RECV_x_RCLK, or to the reference
clock, REF_CLK, depending on the state of the RCCE signal.
3-12
• Section 3.5.4.1, “Byte Interface Mode”
• Section 3.5.4.2, “10-Bit Interface Mode”
• Section 3.5.4.3, “Double Data Rate Mode”
• Section 3.5.4.4, “Half-Speed Mode”
• Section 3.5.4.5, “Repeater Mode”
Receiver Interface Modes
Byte Interface Mode
Do not use non-aligned mode in byte interface mode. See
Section 3.3.1, “Byte Alignment” for more information on byte
alignment modes.
MC92600 SERDES User’s Manual
NOTE
MOTOROLA