w942508bh Winbond Electronics Corp America, w942508bh Datasheet
w942508bh
Related parts for w942508bh
w942508bh Summary of contents
Page 1
... Read Operation ..................................................................................................................................... 22 Write Operation ..................................................................................................................................... 22 Precharge .............................................................................................................................................. 22 Burst Termination .................................................................................................................................. 23 Refresh Operation ................................................................................................................................. 23 Power Down Mode ................................................................................................................................ 23 Mode Register Operation ...................................................................................................................... 23 17. TIMING WAVEFORMS....................................................................................................................27 Command Input Timing ......................................................................................................................... 27 Timing of the CLK Signals ..................................................................................................................... 27 Read Timing (Burst Length = 4) ............................................................................................................ BANKS Publication Release Date: March 19, 2002 - 1 - W942508BH 8 BIT DDR SDRAM Revision A1 ...
Page 2
... Write Timing (Burst Length = 4)............................................................................................................. 29 DM, DATA MASK (W942508BH/W942504BH) ..................................................................................... 30 DM, DATA MASK (W942516BH) .......................................................................................................... 30 Mode Register Set (MRS) Timing.......................................................................................................... 31 Extend Mode Register Set (EMRS) Timing ........................................................................................... 32 Auto Precharge Timing (Read cycle ........................................................................................ 33 Auto Precharge Timing (Write Cycle) .................................................................................................... 35 Read Interrupted by Read ( 8)................................................................................... 36 Burst Read Stop ( ...................................................................................................................... 36 Read Interrupted by Write & ...
Page 3
... W942508BH is a CMOS Double Data Rate synchronous dynamic random access memory (DDR SDRAM), organized as 8,388,608 words process technology, W942508BH delivers a data bandwidth 286M words per second (-7). To fully comply with the personal computer industrial standard, W942508BH is sorted into three speed grades: -7, -75 The -7 is compliant to the 143 MHz/CL2 ...
Page 4
... W942508BH DQ7 NC2 62 DQ6 NC2 59 DQ5 NC2 56 DQ4 NC2 53 NC1 ...
Page 5
... Power for logic circuit inside DDR SDRAM. Ground Ground for logic circuit inside DDR SDRAM. Separated power from V for I/O Buffer noise. Separated ground from V Buffer noise W942508BH DESCRIPTION A12. A9. (A10 is used for Auto Precharge) ) define the command being CS " " high in burst write, the input data is ...
Page 6
... CELL ARRAY BANK #0 SENSE AMPLIFIER PREFETCH REGISTER DATA CONTROL CIRCUIT COLUMN DECODER CELL ARRAY BANK #2 SENSE AMPLIFIER NOTE: The cell array configuration is 8912 * 1024 * W942508BH COLUMN DECODER CELL ARRAY BANK #1 SENSE AMPLIFIER DQ0 DQ BUFFER DQ7 DQS DM COLUMN DECODER CELL ARRAY ...
Page 7
... STG T SOLDER OUT MIN. TYP. 2.3 2.5 2.3 2 DDQ V -0.04 VREF REF V +0.15 REF -0.3 -0.3 0.36 V +0.31 REF - 0 -0.2 DDQ V /2 -0.2 DDQ Q +0.9V with a pulse width < W942508BH RATING UNIT -0.3 V +0.3 DDQ -0.3 3 -55 150 260 1 50 MAX. UNIT 2 0. DDQ DDQ V +0.04 V REF - V +0.3 V DDQ - V -0.15 ...
Page 8
... Output Minimum Sink DC Current OL (DC) I Output Minimum Source DC Current OH (DC) I Output Minimum Sink DC Current OL (DC /2, V (Peak to Peak) = 0.2V) A OUT (DC) DDQ OUT MIN. 2.0 2.0 4.0 - 4.0 < OUT DDQ Full Strength Half Strength - 8 - W942508BH DELTA MAX. UNIT (MAX.) 3.0 0.5 3.0 0.25 5.0 0.5 1.5 - 5.0 - MIN. MAX. UNITS NOTES - +0.76 ...
Page 9
... ACT ACT ACT AP AP Bank 1 Bank 1 Bank 0 Bank 0 Bank 2 Bank 2 Row e Row e Row d Col d Row f Row RANDOM READ CURRENT Timing - 9 - W942508BH MAX. UNIT -7 -75 min 110 110 110 110 REF ...
Page 10
... 7 2 -0.75 0.75 -0.75 0.75 0.5 0.45 0.55 0.45 0. Min. CH -0.75 0.9 1.1 0.4 0.6 0.5 0.5 1.75 0.35 0.35 0.2 0.2 0 0.25 0.4 0.75 1.25 -0.25 0.25 0.9 0.9 2.2 -0.75 0.75 -0.75 0.75 0.5 1 W942508BH -75 UNITS NOTES MIN. MAX 100000 7.5 15 -0.75 0.75 16 -0.75 0.75 0.5 0.45 0. 0.45 0.55 Min -0.75 0.9 1 0.4 0.6 0.5 nS 0.5 1.75 0.35 0. 0.2 0 0.25 11 0.4 ...
Page 11
... IH V REF Measurement point V max (AC) IL output Output T max (AC SSQ. may not exceed 2% V REF(DC). = 2.3V and V = 1.19V. DDQ TT = 2.3V and V = 1.11V. DDQ W942508BH VALUE V +0.31 IH REF V -0.31 IL REF 0 REF DDQ 0 DDQ 1.0 SWING V (AC (AC) 1.5 1.0 0 OTR ...
Page 12
... TT . REF min.(AC) and V max.(AC).Transition (rise and fall) of input signals have IH IL contains more than one decimal place, the result is rounded 7 5.625 nS is rounded up to 5.6 nS ICK ICK V V ISO(min) ISO(max W942508BH ICK ID(AC) ...
Page 13
... Any Any Idle Idle Idle/ (5) Any W942508BH A10 A12, CS RAS CAS A11, A9- ...
Page 14
... BST BS, CA, A10 READ/READA L BS, CA, A10 WRIT/WRITA BS, RA ACT L BS, A10 PRE/PREA X AREF/SELF L Op-Code MRS/EMRS - 14 - W942508BH ACTION Nop Nop ILLEGAL ILLEGAL Row activating Nop Refresh or Self refresh Mode register accessing Nop Nop Begin read: Determine AP Begin write: Determine AP ILLEGAL Precharge ILLEGAL ...
Page 15
... L BS, CA, A10 WRIT/WRITA H BS, RA ACT L BS, A10 PRE/PREA H X AREF/SELF L Op-Code MRS/EMRS Publication Release Date: March 19, 2002 - 15 - W942508BH ACTION NOTES Continue burst to end Continue burst to end ILLEGAL ILLEGAL ILLEGAL 3 ILLEGAL 3 ILLEGAL ILLEGAL ILLEGAL Continue burst to end Continue burst to end ILLEGAL ILLEGAL ...
Page 16
... BST X READ/WRIT X ACT/PRE/PREA X AREF/SELF/MRS/EM X DSL X NOP L X BST X READ/WRIT X ACT/PRE/PREA/ARE F/SELF/MRS/EMRS W942508BH NOTES ACTION Nop->Row active after t WR Nop->Row active after t WR ILLEGAL ILLEGAL 3 ILLEGAL 3 ILLEGAL 3 ILLEGAL 3 ILLEGAL ILLEGAL Nop->Enter precharge after t WR Nop->Enter precharge after t ...
Page 17
... X X Enter Power down Enter Power down ILLEGAL ILLEGAL ILLEGAL Power down Refer to Function Truth Table - 17 - W942508BH ACTION XSNR XSNR IS Publication Release Date: March 19, 2002 Revision A1 NOTES ...
Page 18
... POWER APPLIED POWER ON SREF MRS/EMRS AREF IDLE PDEX ACT PDEX PD ROW ACTIVE Write Read Read A Write A Read A PRE PRE PRE PRE CHARGE PRE - 18 - W942508BH SELF REFRESH SREFX AUTO REFRESH PD POWER DOWN BST Read Read Read Read A Read A Automatic Sequence Command Sequence ...
Page 19
... Don’t care) The Precharge All command precharges all banks simultaneously. Then all banks are switched to the idle state. 4. Write Command ( RAS = "H", CAS = "L" "L", BS0, BS1 = Bank, A10 = "L" A9, A11 = Column Address) W942508BH . DDQ and ...
Page 20
... Refer to the table for specific codes. 9. Extended Mode Register Set Command ( RAS = "L", CAS = "L" "L", BS0 = "H", BS1 = "L" A12 = Register data (BL/ W942508BH ...
Page 21
... CS = "H" or CKE = "H", RAS = "H", CAS = "H") This command is used to exit from Self Refresh mode. Any subsequent commands can be issued after t (t for Read Command) from the end of this command. XSNR XSRD W942508BH Publication Release Date: March 19, 2002 - 21 - Revision A1 ...
Page 22
... Bank Activate command, the data is read out sequentially, from the bank activate command. The input data is latched RCD . Therefore, each bank must be precharged RAS (max W942508BH ...
Page 23
... Burst Length field to set the length of burst data (2) Addressing Mode selected bit to designate the column access sequence in a Burst cycle (3) CAS Latency field to set the assess time in clock cycle (4) DLL reset field to reset the dll (5) Regular/Extended Mode Register filed to select a . RFC Publication Release Date: March 19, 2002 - 23 - W942508BH to prevent writing WR Revision A1 ...
Page 24
... A3 bit is "0", Sequential mode is selected. When the A3 bit is "1", Interleave mode is selected. Both addressing Mode support burst length 2, 4, and 8 words BURST LENGTH Reserved words words words Reserved A3 ADDRESSING MODE 0 Sequential 0 Interleave - 24 - W942508BH ...
Page 25
... A0) not carried from words (address bit A0, A1) Not carried from words (address bits A2, A1 and A0) Not carried from ACCESS ADDRESS Publication Release Date: March 19, 2002 - 25 - W942508BH BURST LENGTH 2 words 4 words 8 words Revision A1 ...
Page 26
... CAS LATENCY Reserved Reserved Reserved Reserved Reserved 2 Reserved BS1 BS0 A12- Regular MRS Cycle 0 1 Extended MRS Cycle 1 x Reserved A0 DLL 0 Enable 1 Disable A1 OUTPUT DRIVER 0 Full Strength 1 Half Strength - 26 - W942508BH ...
Page 27
... CLK CLK Refer to the Command Truth Table Publication Release Date: March 19, 2002 - 27 - W942508BH IH(AC) V IL(AC Revision A1 ...
Page 28
... DQSCK t DQSCK t RPRE Preamble t t DQSQ QH DA0 QA0 QA1 DA1 DQSCK t RPE Preamble t DQSQ QA0 DA0 W942508BH t DQSCK t RPST t QH Postamble t t DQSQ DQSQ DA2 QA2 QA3 DA3 DQSCK t DQSCK t RPST t QH Postamble DQSQ ...
Page 29
... DA3 DA3 DSSK DSSK DSSK DSH DSS DSH DSS DQSH DQSL DQSH WPST Postamble DA0 DA0 DA1 DA1 DA2 DA2 DA3 DA3 t DSH - 29 - W942508BH Publication Release Date: March 19, 2002 Revision A1 ...
Page 30
... Timing Waveforms, continued DM, DATA MASK (W942508BH/W942504BH) CLK /CLK CMD WRIT DQS DM DQ DM, DATA MASK (W942516BH) CLK /CLK CMD WRIT LDQS LDM DQ0~ DQ7 UDQS UDM DQ8~ DQ15 DIPW Masked t DIPW DIPW D0 D1 ...
Page 31
... Reserved A11 "0" A12 "0" BS0 "0" Mode Register Set or Extended Mode Register Set "0" BS1 * "Reserved" should stay "0" during MRS cycle. W942508BH t MRD NEXT CMD Burst Length Sequential Reserved ...
Page 32
... Set BS1 "0" * "Reserved" should stay "0" during EMRS cycle. t MRD NEXT CMD DLL Switch A0 Enable 0 Disable 1 Output Driver Size A1 Full Strength 0 Hall Strength 1 MRS or EMRS BS1 BS0 Regular MRS cycle 0 0 Extended MRS cycle W942508BH ...
Page 33
... In this case , the internal precharge operation begin after BL/2 cycle from READA command. AP represents the start of internal precharging . The Read with Auto precharge command cannot be interrupted by any other command. tCK t RAS READA READA READA W942508BH tRP ACT ACT ACT ...
Page 34
... In this case , the internal precharge operation does not begin until after t AP represents the start of internal precharging . The Read with Auto Precharge command cannot be interrupted by any other command. tRAS (min) – (BL/2) tCK t RAS READA Q0 Q1 READA READA (min) has command. RAS - 34 - W942508BH t RP ACT AP AP ACT Q3 AP ACT ...
Page 35
... DQS BL=8 WRITA CMD DQS The Write with Auto Precharge command cannot be interrupted by any other command. AP represents the start of internal precharging . t DAL AP t DAL W942508BH ACT ACT t DAL AP ACT Publication Release Date: March 19, 2002 Revision A1 ...
Page 36
... CAS Latency=2 DQS DQ CAS Latency=2.5 DQS DQ READ A READ RCD CCD CCD COl,Add,A Col,Add,B BST CAS Latency CAS Latency W942508BH READ C READ D READ CCD CCD Col,Add,C Col,Add,D Col,Add,E QA0 QA1 QB0 QB1 QC0 ...
Page 37
... CAS Latency=2 DQS DQ CAS Latency=2.5 DQS DQ BST WRIT BST WRIT PRE CAS Latency CAS Latency W942508BH Publication Release Date: March 19, 2002 Revision A1 ...
Page 38
... CCD CCD COl. Add. A Col.Add.B Col. Add. C DA0 DA1 DB0 READ t WTR Data masked by READ command, DQS input ignored W942508BH WRIT D WRIT CCD CCD Col. Add. D Col. Add. E DB1 DC0 DC1 DD0 DD1 ...
Page 39
... CLK WRIT CMD DQS DM DQ READ t WTR Data must be masked by DM PRE Data must be Data masked by PRE masked by DM command, DQS input ignored W942508BH ACT Publication Release Date: March 19, 2002 Revision A1 ...
Page 40
... RP(a) t RCD(b) t RAS(b) Preamble Postamble CL(a) APa t RC(b) t RC(a) ACTb READAa READAb t RCD( RAS(a) RP(a) t RCD(b) t RAS(b) Preamble CL(a) CL(b) Q0a Q1a APa - 40 - W942508BH t RRD ACTa ACTb t RP(b) Preamble Postamble CL(b) Q0a Q1a Q0b Q1b APb t RRD ACTa ACTb t RP(b) Postamble Q2a Q3a Q0b Q1b Q2b Q3b APb ...
Page 41
... CL(a) t RC( RRD RRD ACTb READAa ACTc READAb t RCD(a) t RAS(a) t RCD(b) t RAS(b) t RCD(c) t RAS(c) Preamble CL(a) Q0a Q1a APa - 41 - W942508BH t RRD ACTd READAb ACTa READAc RCD(c) t RAS(c) t RCD(d) t RAS(d) Preamble Postamble Preamble CL(b) Q0a Q1a Q0b Q1b APa APb t RRD ACTd READAc ...
Page 42
... Precharged Power Down Mode Entry and Exit Timing CLK CLK t IH CKE CMD NOP AREF NOP t RFC Entry Exit NOP Entry Exit NOP - 42 - W942508BH AREF NOP CMD t RFC t IS NOP CMD NOP t IS NOP CMD NOP ...
Page 43
... Self Refresh Entry and Exit Timing CLK CLK CKE CMD PREA NOP SELF t RP Entry SELF Entry XSNR t XSRD SELFX NOP ACT NOP Exit - 43 - W942508BH t IS SELFX NOP CMD Exit READ NOP Publication Release Date: March 19, 2002 Revision A1 ...
Page 44
... PACKAGE DIMENSION TSOP 66l – 400 mil - 44 - W942508BH ...
Page 45
... TEL: 1-408-9436666 FAX: 1-408-5441798 Winbond Electronics Corporation Japan 7F Daini-ueno BLDG, 3-7-18 Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800 - 45 - W942508BH DESCRIPTION Winbond Electronics (Shanghai) Ltd. 27F, 2299 Yan An W. Rd. Shanghai, 200336 China TEL: 86-21-62365999 FAX: 86-21-62365998 Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No ...