op215ajmda Analog Devices, Inc., op215ajmda Datasheet

no-image

op215ajmda

Manufacturer Part Number
op215ajmda
Description
Dual Precision Jfet-input Operational Amplifier
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
OP215AJMDA
Manufacturer:
ADI/亚德诺
Quantity:
20 000
a
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
GENERAL DESCRIPTION
The OP215 offers the proven JFET-input performance advantages
of high speed and low input bias current with the tracking and
convenience advantages of a dual op amp configuration.
Low input offset voltages, low input currents, and low drift are
featured in these high-speed amplifiers.
On-chip zener-zap trimming is used to achieve low V
bias-current compensation scheme gives a low input bias current
REV. A
FEATURES
High Slew Rate: 10 V/ s Min
Fast Settling Time: 0.9 s to 0.1% Type
Low Input Offset Voltage Drift: 10 V/ C Max
Wide Bandwidth: 3.5 MHz Min
Temperature-Compensated Input Bias Currents
Guaranteed Input Bias Current: 18 nA Max (125 C)
Bias Current Specified Warmed Up over Temperature
Low Input Noise Current: 0.01 pA/
High Common-Mode Rejection Ratio 86 dB Min
Pin Compatible with Standard Dual Pinouts
Models with MIL-STD-883 Class B Processing Available
NOMINV
INPUT+
V+
V–
J1
J3
C1
7.4
pF
R1
J4
J2
Q5
Q12
Q8
–INV
INPUT
R3
J5
Q6
J11
Q7
NULL
÷
Hz Type
Figure 1. Simplified Schematic (1/2 OP215)
R9
R8
J8 J7
R4
Q11
OS,
while a
R7
Q1
NULL
Q16
Q3
R5
3.6
k
Q13
Q9
at elevated temperature. Thus, the OP215 features an input bias
current of 1.4 nA at 70∞C ambient (not junction) temperature
which greatly extends the application usefulness of this device.
Applications include high-speed amplifiers for current output
DACs, active filters, sample-and-hold buffers, and photocell
amplifiers. For additional precision JFET op amps, see the
OP249 and AD712 data sheets.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
Q10
Q4
R2
J6
R6
3.6k
Q15
7.4pF
Dual Precision JFET-Input
C2
Q2
Q19
Q14
Operational Amplifier
Q17
NOTE
R7, R8 ARE ELECTRONICALLY ADJUSTED
ON-CHIP FOR MINIMUM OFFSET VOLTAGE
Q18
Q21
J9
Q24
J10
Q20
R13
Q23
© Analog Devices, Inc., 2002
R11
Q22
Q25
OP215
www.analog.com
R12
R10
OUTPUT

Related parts for op215ajmda

op215ajmda Summary of contents

Page 1

... Dual Precision JFET-Input Operational Amplifier NOTE R7, R8 ARE ELECTRONICALLY ADJUSTED ON-CHIP FOR MINIMUM OFFSET VOLTAGE Q19 J6 Q24 C2 R2 Q17 R13 Q22 7.4pF Q2 Q18 J10 Q23 R6 3.6k Q14 J9 Q15 Q20 Q21 R11 © Analog Devices, Inc., 2002 OP215 OUTPUT R10 Q25 R12 www.analog.com ...

Page 2

OP215–SPECIFICATIONS ELECTRICAL CHARACTERISTICS Parameter Symbol Input Offset Voltage Input Offset Current Input Bias Current I B Input Resistance R IN Large-Signal Voltage A VO Gain Output Voltage Swing V O Supply Current I SY ...

Page 3

SPECIFICATIONS ELECTRICAL CHARACTERISTICS Parameter Symbol Input Offset Voltage V OS Average Input Offset Voltage Drift 1 Without External Trim TCV OS With External Trim TCV OSn 2 Input Offset Current Input Bias Current I S Input Voltage ...

Page 4

... JA device in socket for CerDIP and P-DIP packages. ORDERING INFORMATION Package Temperature Type Range 2 8-Lead CerDIP COM 2 8-Lead Plastic DIP XIND ADI Equivalent 2 OP215AJMDA OP215AZMDA 2 OP215BRCMDA –4– 134 specified for JA PIN CONFIGURATION OUT A ...

Page 5

TPC 1. Large-Signal Transient Response 18 90 100 16 PHASE MARGIN = 66 110 14 12 120 130 10 140 8 6 150 4 A > 10 160 V 2 170 0 180 190 ...

Page 6

OP215 120 110 100 90 POSITIVE 80 SUPPLY NEGATIVE 70 SUPPLY 100 1k 10k 100k 1M 10M FREQUENCY – Hz TPC 10. Power Supply Rejection vs. Frequency ...

Page 7

APPLICATIONS INFORMATION Dynamic Operating Considerations As with most amplifiers, care should be taken with lead dress, component placement, and supply de-coupling in order to ensure stability. For example, resistors from the output to an input should be placed with the ...

Page 8

OP215 Revision History Location Data Sheet changed from REV REV. A. Edits to GENERAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . ...

Related keywords