am41lv3204m Meet Spansion Inc., am41lv3204m Datasheet - Page 60

no-image

am41lv3204m

Manufacturer Part Number
am41lv3204m
Description
Stacked Multi-chip Package Mcp 32 Mbit 4 M ? 8 Bit/2 M ? 16-bit Flash Memory And 4 Mbit 512k ? 8-bit/256 K ? 16-bit Static Ram Preliminary
Manufacturer
Meet Spansion Inc.
Datasheet
AC CHARACTERISTICS
Notes:
1. UB#s and LB#s controlled.
2. t
3. t
4. t
5. A write occurs during the overlap (t
June 10, 2003
CE1#s
CE2s
Address
UB#s, LB#s
WE#
Data In
Data Out
asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A
write ends at the earliest transition when CE1#s goes high and WE# goes high. The t
to the end of write.
CW
WR
AS
is measured from the address valid to the beginning of write.
is measured from CE1#s going low to the end of write.
is measured from the end of write to the address change. t
Figure 30. SRAM Write Cycle—UB#s and LB#s Control
WP
High-Z
(See Note 4)
) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when
t
AS
P R E L I M I N A R Y
Am41LV3204M
(See Note 2)
t
WR
CW
t
t
AW
WC
(See Note 5)
applied in case a write ends as CE1#s or WE# going high.
t
t
CW
(See Note 2)
BW
t
WP
t
DW
Data Valid
WP
t
is measured from the beginning of write
WR
t
DH
(See Note 3)
High-Z
59

Related parts for am41lv3204m