m366s3354bts-c7a Samsung Semiconductor, Inc., m366s3354bts-c7a Datasheet
m366s3354bts-c7a
Related parts for m366s3354bts-c7a
m366s3354bts-c7a Summary of contents
Page 1
... Unbuffered DIMM SDRAM Unbuffered Module 168pin Unbuffered Module based on 512Mb B-die * Samsung Electronics reserves the right to change products or specification without notice. 62/72-bit Non ECC/ECC Revision 1.1 February 2004 SDRAM Rev. 1.1 February 2004 ...
Page 2
Unbuffered DIMM Revision History Revision 0.0 (October, 2003) - First release Revision1.0 (January, 2004) - Finalized Revision 1.1 (February, 2004) - Corrected typo. SDRAM Rev. 1.1 February 2004 ...
Page 3
... Unbuffered DIMM 168Pin Unbuffered DIMM based on 512Mb B-die (x8, x16) Ordering Information Part Number Density M366S3354BTS-C7A 256MB M366S6553BTS-C7A 512MB M374S6553BTS-C7A 512MB M366S2953BTS-C7A 1GB M374S2953BTS-C7A 1GB Operating Frequencies Maximum Clock Frequency CL-tRCD-tRP(clock) Feature • Burst mode operation • Auto & self refresh capability (8192 Cycles/64ms) • ...
Page 4
... DQ16 28 DQM0 56 DQ17 Note : 1. * These pins are not used in this module. 2. Pins 82,83,165,166,167 should the system which does not support SPD. 3. Pins 21,22,52,53,105,106,136,137are used only ECC(x72) Module About these pins, Refer to the Block Diagram of each. Pin Description Pin Name A0 ~ A12 ...
Page 5
... CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to V Resistor on PCB REGE of module is floating, this module will be operated as reg- istered mode. Data inputs/outputs are multiplexed on the same pins. ...
Page 6
... Unbuffered DIMM 256MB, 32Mx64 Module (M366S3354BTS) FUNCTIONAL BLOCK DIAGRAM CS0 DQM0 LDQM DQ0 DQ0 DQ1 DQ1 DQ2 DQ2 DQ3 DQ3 DQ4 DQ4 DQ5 DQ5 DQ6 DQ6 DQ7 DQ7 DQM1 UDQM DQ8 DQ8 DQ9 DQ9 DQ10 DQ10 DQ11 DQ11 ...
Page 7
... DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 SDRAM SDRAM SDRAM SDRAM SDRAM Every DQpin of SDRAM To all SDRAMs SDRAM (Populated as 1 bank of x8 SDRAM Module) DQM CS DQ0 DQ1 DQ2 U4 DQ3 DQ4 DQ5 DQ6 DQ7 DQM CS DQ0 DQ1 ...
Page 8
... A0 ~ A12, BA0 & 1 RAS CAS WE CKE0 10: DQn One 0.1uF and one 0.22 uF Cap. per each SDRAM Vss x x (Populated as 1 bank of x8 SDRAM Module) DQM4 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQM5 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 ...
Page 9
... DQ59 DQ4 DQ60 DQ5 DQ61 DQ62 DQ6 DQ63 DQ7 V DD 10K: CKE1 x SDRAM U8 ~ U15 Every DQpin of SDRAM CLK0/1/2/3 To all SDRAMs SDRAM (Populated as 2 bank of x8 SDRAM Module) x DQM CS DQM CS DQ0 DQ0 DQ1 DQ1 DQ2 DQ2 U4 U12 DQ3 DQ3 DQ4 DQ4 DQ5 ...
Page 10
... RAS SDRAM U0 ~ U17 CAS WE SDRAM U0 ~ U17 CKE0 SDRAM 10: DQn Two 0.1uF Capacitors per each SDRAM Vss x x (Populated as 2 bank of x8 SDRAM Module) x DQM4 DQM CS DQ32 DQ0 DQ33 DQ1 U9 DQ34 DQ2 DQ35 DQ3 DQ36 DQ4 DQ37 DQ5 DQ38 ...
Page 11
... STG 0V 70qC Min Typ V 3.0 3 2 1.4Vr200 mV) REF M366S3354BTS Sym- bol Min Max IN1 IN2 IN3 IN4 IN5 IN6 OUT Sym- M374S6553BTS bol Min ...
Page 12
... Unbuffered DIMM DC CHARACTERISTICS M366S3354BTS (32M x 64,256MB Module) (Recommended operating condition unless otherwise noted, T Parameter Symbol Operating current I CC1 (One bank active Precharge standby current CC2 in power-down mode I PS CC2 I N CC2 Precharge standby current in non power-down mode ...
Page 13
... I NS CC3 Operating current I CC4 (Burst mode) Refresh current I CC5 Self refresh current I CC6 M366S2953BTS (128M x 64, 1GB Module) (Recommended operating condition unless otherwise noted, T Parameter Symbol Operating current I CC1 (One bank active Precharge standby current CC2 in power-down mode I ...
Page 14
... Unbuffered DIMM DC CHARACTERISTICS M374S2953BTS (128M x 72, 1GB Module) (Recommended operating condition unless otherwise noted, T Parameter Symbol Operating current I CC1 (One bank active Precharge standby current CC2 in power-down mode I PS CC2 I N CC2 Precharge standby current in non power-down mode ...
Page 15
Unbuffered DIMM AC OPERATING TEST CONDITIONS Parameter AC input levels (Vih/Vil) Input timing measurement reference level Input rise and fall time Output timing measurement reference level Output load condition 3.3V 1200: Output 50pF 870: (Fig ...
Page 16
... Unbuffered DIMM AC CHARACTERISTICS (AC operating conditions unless otherwise noted) REFER TO THE INDIVIDUAL COMPONENET, NOT THE WHOLE MODULE. Parameter Symbol CAS latency=3 CLK cycle t CC time CAS latency=2 CAS latency=3 CLK to valid t SAC output delay CAS latency=2 CAS latency=3 Output data ...
Page 17
Unbuffered DIMM SIMPLIFIED TRUTH TABLE Command Register Mode register set Auto refresh Entry Refresh Self refresh Exit Bank active & row addr. Read & Auto precharge disable column address Auto precharge enable Write & Auto precharge disable ...
Page 18
... Unbuffered DIMM PACKAGE DIMENSIONS : 32Mx64 (M366S3354BTS) 0.118 (3.000 .118DIA 0.004/-0.000 (3.000DIA 0.100/-0.000) 0.350 (8.890) .450 (11.430) 0.250 (6.350) 0.123r0.005 (3.125r0.125) 0.079r 0.004 (2.000r0.100) Detail A Tolerances : r.005(.13) unless otherwise specified The used device is 32Mx16 SDRAM, TSOPII SDRAM Part No ...
Page 19
Unbuffered DIMM PACKAGE DIMENSIONS : 64Mx64 (M366S6553BTS) 0.118 (3.000 .118DIA 0.004/-0.000 (3.000DIA 0.100/-0.000) 0.350 (8.890) .450 (11.430) 0.250 (6.350) 0.123 r 0.005 (3.125 r0.125) 0.079 r 0.004 (2.000 r 0.100) Detail A Tolerances : ...
Page 20
Unbuffered DIMM PACKAGE DIMENSIONS : 64Mx72 (M374S6553BTS) 0.118 (3.000) A .118DIA 0.004/-0.000 (3.000DIA 0.100/-0.000) 0.350 (8.890) .450 (11.430) 0.250 (6.350) 0.123r.005 (3.125r.125) 0.079r .004 (2.000r.100) Detail A Tolerances : r.005(.13) unless otherwise specified The used ...
Page 21
Unbuffered DIMM PACKAGE DIMENSIONS : 128Mx64 (M366S2953BTS) 0.118 (3.000 .118DIA 0.004/-0.000 (3.000DIA 0.100/-0.000) 0.350 (8.890) .450 (11.430) 0.250 (6.350) 0.123r0.005 (3.125r0.125) 0.079r 0.004 (2.000r0.100) Detail A Tolerances : r.005(.13) unless otherwise specified The used ...
Page 22
Unbuffered DIMM PACKAGE DIMENSIONS : 128Mx72 (M374S2953BTS) 0.118 (3.000 .118DIA 0.004/-0.000 (3.000DIA 0.100/-0.000) 0.350 (8.890) .450 (11.430) 0.250 (6.350) 0.123r0.005 (3.125r0.125) 0.079r 0.004 (2.000r0.100) Detail A Tolerances : r .005(.13) unless otherwise specified 0 ...