p520-40dc PhaseLink Corp., p520-40dc Datasheet

no-image

p520-40dc

Manufacturer Part Number
p520-40dc
Description
Cmos Low Phase Noise Vcxo For 65-130mhz Fund Xtal
Manufacturer
PhaseLink Corp.
Datasheet
FEATURES
DESCRIPTION
The PLL520-40 is a VCXO IC specifically designed
to pull frequency fundamental crystals from 65MHz
to 130MHz, with CMOS outputs. Its design was
optimized to tolerate higher limits of interelectrode
capacitance and bonding capacitance to improve
yield. It achieves very low current into the crystal
resulting in better overall stability. Its internal
varicaps allow an on chip frequency pulling,
controlled by the VCON input.
BLOCK DIAGRAM
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/20/04 Page 1
VCON
XOUT
65MHz to 130MHz Fundamental Mode Crystal.
Output range: 65MHz – 130MHz (no PLL).
Low Injection Power for crystal 50uW.
CMOS outputs (High Drive (30mA) or Standard
Drive (10mA) output).
Integrated variable capacitors.
Supports 2.5V or 3.3V-Power Supply.
Available in die form.
Thickness 10 mil.
XIN
integrated
Oscillator
Amplifier
varicaps
w/
CMOS Low Phase Noise VCXO (for 65-130MHz Fund Xtal)
PLL520-40
OE
Q
DIE CONFIGURATION
DIE SPECIFICATIONS
DRIVE_SEL AND OE_CTRL TABLE
CTRL^
Y
VCON
DRIVE_SEL
XOUT
OE_CTRL
(Pad #30)
Pad dimensions
(Pad #19)
XIN
N/C
N/C
OE
Reverse side
X
(0,0)
Thickness
0
1
0
1
Name
Size
26
27
28
29
30
31
25
Note: ^ denotes internal pull up
1
C502A
A1313-13C
24
2
Die ID:
Tri-state
Output enabled (default)
High Drive CMOS
Standard CMOS (default)
23
3
22
4
21
80 micron x 80 micron
5
Output Drive
65 mil
PLL520-40
20
State
62 x 65 mil
6
10 mil
Value
GND
19
7
18
8
12
11
10
16
15
14
13
(1550,1475)
17
9
GNDBUF
CMOS
N/C
N/C
VDDBUF
VDDBUF
CMOS
N/C
N/C

Related parts for p520-40dc

p520-40dc Summary of contents

Page 1

CMOS Low Phase Noise VCXO (for 65-130MHz Fund Xtal) FEATURES • 65MHz to 130MHz Fundamental Mode Crystal. • Output range: 65MHz – 130MHz (no PLL). • Low Injection Power for crystal 50uW. • CMOS outputs (High Drive (30mA) or Standard ...

Page 2

CMOS Low Phase Noise VCXO (for 65-130MHz Fund Xtal) ELECTRICAL SPECIFICATIONS 1. Absolute Maximum Ratings PARAMETERS Supply Voltage Input Voltage, dc Output Voltage, dc Storage Temperature Ambient Operating Temperature* Junction Temperature Lead Temperature (soldering, 10s) ESD Protection, Human Body Model ...

Page 3

CMOS Low Phase Noise VCXO (for 65-130MHz Fund Xtal) 4. General Electrical Specifications PARAMETERS Supply Current (Loaded Outputs) Operating Voltage Output Clock Duty Cycle Short Circuit Current 5. Jitter Specifications PARAMETERS Period jitter RMS Period jitter peak-to-peak Integrated jitter RMS ...

Page 4

CMOS Low Phase Noise VCXO (for 65-130MHz Fund Xtal) PAD ASSIGNMENT Pad # Name 1 Optional GND 2 Optional GND 3 Optional GND 4 Optional GND 5 GND 6 Reserved 7 Optional GNDBUF 8 Optional GNDBUF 9 Not connected 10 ...

Page 5

... President of PhaseLink Corporation. 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/20/04 Page 5 47745 Fremont Blvd., Fremont, CA 94538, USA Tel: (510) 492-0990 Fax: (510) 492-0991 PART NUMBER PLL520- Marking P520-40DC PLL520-40 TEMPERATURE C=COMMERCIAL I=INDUSTRAL PACKAGE TYPE D=DIE Package Option Die – ...

Related keywords