SC16C2552 Philips Semiconductors, SC16C2552 Datasheet - Page 6

• Manufacturer Part Number: SC16C2552
• Description: Dual UART with 16-byte transmit and receive FIFOs
• Manufacturer: Philips Semiconductors

Philips Semiconductors
6. Functional description
9397 750 11636
Product data
6.1 UART A-B functions
The SC16C2552 provides serial asynchronous receive data synchronization,
parallel-to-serial and serial-to-parallel data conversions for both the transmitter and
receiver sections. These functions are necessary for converting the serial data
stream into parallel data that is required with digital data systems. Synchronization for
the serial data stream is accomplished by adding start and stop bits to the transmit
data to form a data character. Data integrity is insured by attaching a parity bit to the
data character. The parity bit is checked by the receiver for any transmission bit
errors. The SC16C2552 is fabricated with an advanced CMOS process.
The SC16C2552 is an upward solution that provides a dual UART capability with
16 bytes of transmit and receive FIFO memory, instead of none in the 16C450. The
SC16C2552 is designed to work with high speed modems and shared network
environments that require fast data processing time. Increased performance is
realized in the SC16C2552 by the transmit and receive FIFOs. This allows the
external processor to handle more networking tasks within a given time. In addition,
the four selectable receive FIFO trigger interrupt levels are uniquely provided for
maximum data throughput performance especially when operating in a multi-channel
environment. The FIFO memory greatly reduces the bandwidth requirement of the
external controlling CPU, increases performance, and reduces power consumption.
The SC16C2552 is capable of operation to 1.5 Mbits/s with a 24 MHz. With a crystal
or external clock input of 7.3728 MHz, the user can select data rates up to
460.8 kbits/s.
The rich feature set of the SC16C2552 is available through internal registers.
Selectable receive FIFO trigger levels, selectable TX and RX baud rates, and modem
interface controls are all standard features.
The UART provides the user with the capability to bi-directionally transfer information
between an external CPU, the SC16C2552 package, and an external serial device. A
logic 0 on chip select pin CS, and a logic 1 on CHSEL allows the user to configure,
send data, and/or receive data via UART channel A. A logic 0 on chip select pin CS
and a logic 0 on CHSEL allows the user to configure, send data, and/or receive data
via UART channel B. Individual channel select functions are shown in
Table 3:
During a write mode cycle, the setting of AFR[0] to a logic 1 will override the CHSEL
selection and allow a simultaneous write to both UART channel sections. This
functional capability allow the registers in both UART channels to be modified
concurrently, saving individual channel initialization time. Caution should be
considered, however, when using this capability. Any in-process serial data transfer
may be disrupted by changing an active channel’s mode.
Chip Select
CS = 1
CS = 0
Serial port selection
Rev. 03 — 20 June 2003
Function
none
UART channel selected as follows:
CHSEL = 1: UART Channel A
CHSEL = 0: UART Channel B
Dual UART with 16-byte transmit and receive FIFOs
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
SC16C2552
Table
3.
6 of 38