SAA7108AE PHILIPS [NXP Semiconductors], SAA7108AE Datasheet - Page 86

no-image

SAA7108AE

Manufacturer Part Number
SAA7108AE
Description
HD-CODEC
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SAA7108AE
Quantity:
1 200
Part Number:
SAA7108AE/G
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
SAA7108AE/V1
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
SAA7108AE/V1/G
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
10.6
The H port, pins HPD, can be used to extend the data I/O paths to 16-bit.
The I port has functional priority. If I8_16[93H[6]] is set to logic 1 the output drivers of the H port are enabled and are
dependent on the I port enable control. When I8_16 = 0, the HPD output is disabled.
Table 47 Signals dedicated to the host port
10.7
10.7.1
The following diagrams (Figs 40 to 46) illustrate the output
timing via the I port. IGPH and IGPV are indicated as
logic 1 active gate signals. If reference pulses are
programmed, these pulses are generated on the rising
edge of the logic 1 active gates. Valid data is accompanied
by the output data qualifier on pin IDQ. In addition, invalid
cycles are marked with output code 00H.
The IDQ output pin may be defined to be a gated clock
output signal (ICLK AND internal IDQ).
2004 Jun 29
SYMBOL
HPD7 to
HPD0
HD-CODEC
IPD [ 7:0 ]
Host port for 16-bit extension of video data I/O (H port)
Basic input and output timing diagrams for the
I and X ports
IGPH
ICLK
I
IDQ
PORT OUTPUT TIMING
A12, C11, B11 and A11
A13, D12, C12, B12,
00
Fig.40 Output timing at the I port for serial 8-bit data at start of a line (ICODE = 1).
FF
PIN
00
00
SAV
I/O
I/O 16-bit extension for digital I/O
(chrominance component)
00
C B
DESCRIPTION
Y
86
10.7.2
The input timing requirements at the X port are the same
as those for the I port output. However, the following
differences should be noted:
Remark: All timings illustrated are given for an
uninterrupted output stream (no handshake with the
external hardware).
C R
It is not necessary to mark invalid cycles with a 00H
code
No constraints on the input qualifier (can be a random
pattern)
XCLK may by a gated clock (XCLK AND external XDQ).
Y
X
PORT INPUT TIMING
SAA7108AE; SAA7109AE
00
IPE[1:0] 87H[1:0], ITRI[8FH[6]] and
I8_16[93H[6]]
C B
Y
Product specification
BIT
C R
Y
MHB550
00

Related parts for SAA7108AE