PT7A6632J PERICOM [Pericom Semiconductor Corporation], PT7A6632J Datasheet - Page 18

• Manufacturer Part Number: PT7A6632J
• Description: PT7A6632 32-Channel HDLC Controller
• Manufacturer: PERICOM [Pericom Semiconductor Corporation]

PT019(05/02)
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
•
When a receive channel is specified in Loop Mode, data to be
sent to the external memory is not from the external T1/E1
trunk interface, instead, it is fetched internally from an inter-
mediate buffer in the PT7A6632, in which the data was from a
loop mode transmit channel. Thus the data from the external
memory is feedback to external memory. Each time only one
transmit and one receive channel can be specified in Loop
Mode to guarantee normal operation. The transmit loop chan-
nel No. and receive loop channel No. are not necessarily iden-
tical. The Loop Mode does not support hyperchannel.
Reset the device will delete all Loop Mode.
•
If a receive channel is set in inversion mode, the received data
will be inverted bit by bit when being processed, including
flag, ABORT and FCS bits.
Reset the device will make all channel in inversion mode.
Figure 17. Receive Frame Synchronization Timing - CEPT PCM-30 Mode, SIS = 0
Loop Mode
Logical Inversion
RSYNC
RCLK
RRED
RSER
RSYNC
RRED
Bit 6
Time-slot 31, last
multiframe
frame of a
Bit 7
Proving Period 1
multiframe)
( one full
Bit 8
Bit 1
Proving Period 2
Time-slot 0, first frame of the next
multiframe
multiframe)
(one full
Bit 2
Bit 3
Proving Period 3
18
PT7A6632 32-Channel HDLC Controller
multiframe)
Data Reception Order
The PT7A6632 writes received data bytes in the external
memory in the same order in which they are received in time.
For a certain channel, the first received byte is written at byte
address m, the second received at byte address m+1, and so on
as long as the buffer is not completely filled or an end-of-frame
is not reached. After the end of the frame or the end of the
buffer (whichever occurs first) is detected, the PT7A6632 writes
the next received data byte at the first allocated address of the
next available buffer.
The PT7A6632 writes the first received data bit of an octet at
the LSB (D0) position of the external buffer byte, the second
received data bit at the next to LSB position, and so on. The
last (8th) received data bit of an octet is written at the MSB
(D7) position of the data byte.
(one full
Bit 4
Bit 5
multiframe)
(One full
From this point, fully
multiframe synchronized
until RRED goes high
Bit 6
Bit 7
Bit 8
Data Sheet
Ver:2