CY62256 Cypress Semiconductor, CY62256 Datasheet

no-image

CY62256

Manufacturer Part Number
CY62256
Description
256K (32K x 8) Static RAM
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY62256-55PC
Quantity:
200
Part Number:
CY62256-55PI
Quantity:
200
Part Number:
CY62256-55SNC
Quantity:
200
Part Number:
CY62256-55SNI
Quantity:
200
Part Number:
CY62256-55ZC
Manufacturer:
CYP
Quantity:
6 100
Part Number:
CY62256-70
Quantity:
5 510
Part Number:
CY62256-70
Manufacturer:
XICOR
Quantity:
5 510
Part Number:
CY62256-70P
Manufacturer:
MOT
Quantity:
6 220
Part Number:
CY62256-70PC
Manufacturer:
CY
Quantity:
375
Part Number:
CY62256-70PC
Quantity:
200
Part Number:
CY62256-70PC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY62256-70SNC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Cypress Semiconductor Corporation
Document #: 38-05248 Rev. *B
Features
• High speed: 55 ns and 70 ns
• Voltage range: 4.5V–5.5V operation
• Low active power (70 ns, LL version)
• Low standby power (70 ns, LL version)
• Easy memory expansion with CE and OE features
• TTL-compatible inputs and outputs
• Automatic power-down when deselected
• CMOS for optimum speed/power
• Package available in a standard 450-mil-wide (300-mil
Note:
1.
Logic Block Diagram
body width) 28-lead narrow SOIC, 28-lead TSOP-1,
28-lead reverse TSOP-1, and 600-mil 28-lead PDIP
packages
— 275 mW (max.)
— 28 W (max.)
For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.
CE
WE
OE
A
A
A
A
A
A
A
A
A
10
9
8
7
6
5
4
3
2
3901 North First Street
INPUTBUFFER
512 x 512
DECODER
COLUMN
ARRA Y
Functional Description
The CY62256 is a high-performance CMOS static RAM
organized as 32K words by 8 bits. Easy memory expansion is
provided by an active LOW chip enable (CE) and active LOW
output enable (OE) and three-state drivers. This device has an
automatic
consumption by 99.9% when deselected.
An active LOW write enable signal (WE) controls the
writing/reading operation of the memory. When CE and WE
inputs are both LOW, data on the eight data input/output pins
(I/O
addressed by the address present on the address pins (A
through A
the device and enabling the outputs, CE and OE active LOW,
while WE remains inactive or HIGH. Under these conditions,
the contents of the location addressed by the information on
address pins are present on the eight data input/output pins.
The input/output pins remain in a high-impedance state unless
the chip is selected, outputs are enabled, and write enable
(WE) is HIGH.
POWER
DOWN
0
through I/O
256K (32K x 8) Static RAM
14
San Jose
). Reading the device is accomplished by selecting
power-down
7
) is written into the memory location
feature,
CA 95134
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
[1]
0
1
2
3
4
5
6
7
Revised August 27, 2002
reducing
408-943-2600
CY62256
the
power
0

Related parts for CY62256

CY62256 Summary of contents

Page 1

... Document #: 38-05248 Rev. *B 256K (32K x 8) Static RAM Functional Description The CY62256 is a high-performance CMOS static RAM organized as 32K words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and three-state drivers. This device has an ...

Page 2

... [2] ................................ –0. Ambient Temperature +70 C – +85 C CY62256 55 CY62256 70 [3] [3] Min. Typ. Max. Min. Typ. 2.4 2.4 0.4 2.2 V 2.2 CC +0.5V –0.5 0.8 –0.5 –0.5 +0.5 –0.5 –0.5 +0.5 –0 0 ...

Page 3

... Equivalent to: THÉ VENIN EQUIVALENT 639 OUTPUT Conditions 3.0V, CE > > V 0.3V Ind’l DATA RETENTION MODE 3.0V V > CDR CY62256 CY62256 55 CY62256 70 [3] [3] Min. Typ. Max. Min. Typ 0.1 5 0.1 0.1 10 0.1 Max ALL INPUT PULSES 3.0V 90% 10% GND < ...

Page 4

... OHA is less than less than t HZCE LZCE HZOE = ( Test Loads. Transition is measured 500 mV from steady-state voltage. L HZWE . IL CY62256 55 CY62256 70 Min. Max. Min. Max ...

Page 5

... If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state. Document #: 38-05248 Rev ACE t DOE t LZOE 50% [9, 14, 15 PWE t SD DATA IN [9, 14, 15 SCE DATA t HZOE t HZCE DATA VALID VALID VALID IN CY62256 HIGH IMPEDANCE ICC ISB Page ...

Page 6

... Write Cycle No. 3 (WE Controlled, OE LOW) ADDRESS DATA I/O NOTE 16 Note: 16. During this period, the I/Os are in output state and input signals should not be applied. Document #: 38-05248 Rev. *B [10, 15 DATA t HZWE VALID IN t LZWE CY62256 Page ...

Page 7

... OUTPUT VOLTAGE 120 100 = 0.0 1.0 2.0 3.0 OUTPUT VOLTAGE (V) CURRENT STANDBY vs. AMBIENT TEMPERATURE 3.0 2.5 2.0 1.5 1.0 0.5 0.0 -0 125 AMBIENT TEMPERATURE ( C) OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE 140 120 100 125 0.0 1.0 2.0 OUTPUT VOLTAGE (V) =5.0V 4.0 CY62256 =5. =5.0V IN 105 =5.0V =25 C 3.0 4.0 Page ...

Page 8

... Ordering Information Speed (ns) Ordering Code 55 CY62256LL 55SNI CY62256LL 55ZI 70 CY62256 70SNC CY62256L 70SNC CY62256LL 70SNC CY62256L–70SNI CY62256LL 70SNI CY62256LL 70ZC CY62256LL 70ZI CY62256 70PC CY62256L 70PC CY62256LL 70PC CY62256LL 70ZRI Document #: 38-05248 Rev. *B (continued) TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING 30.0 25.0 20.0 15.0 V =4.5V 10.0 ...

Page 9

... Package Diagrams Document #: 38-05248 Rev. *B 28-lead (600-mil) Molded DIP P15 28-lead (300-mil) SNC (Narrow Body) SN28 CY62256 51-85017-A 51-85092-*B Page ...

Page 10

... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. CY62256 51-85071-*G ...

Page 11

... Document Title: CY62256 256K (32K x 8) Static RAM Document Number: 38-05248 Issue REV. ECN NO. Date ** 113454 03/06/02 *A 115227 05/23/02 *B 116506 09/04/02 Document #: 38-05248 Rev. *B Orig. of Change MGN Change from Spec number: 38-00455 to 38-05248 Remove obsolete parts from ordering info, standardize format GBI Changed SN Package Diagram GBI Added footnote 1 ...

Related keywords