AM29DL800B AMD [Advanced Micro Devices], AM29DL800B Datasheet - Page 10

no-image

AM29DL800B

Manufacturer Part Number
AM29DL800B
Description
8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory
Manufacturer
AMD [Advanced Micro Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM29DL800BB-120WBF
Manufacturer:
SPANSION
Quantity:
335
Part Number:
AM29DL800BB-70EI
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
AM29DL800BB-70FC
Quantity:
54
Part Number:
AM29DL800BB-90EC
Manufacturer:
AMD
Quantity:
810
Part Number:
AM29DL800BB-90EE
Manufacturer:
MXIC
Quantity:
20 000
Part Number:
AM29DL800BB-90EF
Manufacturer:
LT
Quantity:
92
Part Number:
AM29DL800BB-90EFT
Manufacturer:
INTEL
Quantity:
3
Part Number:
AM29DL800BT-1200EI
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM29DL800BT-120EC
Manufacturer:
AMD
Quantity:
20 000
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of reset-
ting the device to reading array data. When the RE-
SET# pin is driven low for at least a period of t
device immediately terminates any operation in
progress, tristates all output pins, and ignores all read/
write commands for the duration of the RESET# pulse.
The device also resets the internal state machine to
reading array data. The operation that was interrupted
should be reinitiated once the device is ready to accept
another command sequence, to ensure data integrity.
Current is reduced for the duration of the RESET#
pulse. When RESET# is held at V
draws CMOS standby current (I
at V
be greater.
The RESET# pin may be tied to the system reset cir-
cuitry. A system reset would thus also reset the Flash
10
IL
but not within V
SS
±0.3 V, the standby current will
CC4
SS
). If RESET# is held
±0.3 V, the device
P R E L I M I N A R Y
RP
Am29DL800B
, the
memory, enabling the system to read the boot-up
firmware from the Flash memory.
If RESET# is asserted during a program or erase oper-
ation, the RY/BY# pin remains a “0” (busy) until the in-
ternal reset operation is complete, which requires a
time of t
system can thus monitor RY/BY# to determine whether
the reset operation is complete. If RESET# is asserted
when a program or erase operation is not executing
(RY/BY# pin is “1”), the reset operation is completed
within a time of t
rithms). The system can read data t
SET# pin returns to V
Refer to the AC Characteristics tables for RESET# pa-
rameters and to Figure 14 for the timing diagram.
Output Disable Mode
When the OE# input is at V
disabled. The output pins are placed in the high imped-
ance state.
READY
(during Embedded Algorithms). The
READY
IH
.
(not during Embedded Algo-
IH
, output from the device is
RH
after the RE-

Related parts for AM29DL800B