MT29F1G16ABBDAH4-IT:D

Manufacturer Part NumberMT29F1G16ABBDAH4-IT:D
Description
ManufacturerMicron Semiconductor Products
MT29F1G16ABBDAH4-IT:D datasheet
 


Specifications of MT29F1G16ABBDAH4-IT:D

Pack_quantity210Comm_code85423269
Lead_time56Eccn3A991B1A
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
Page 1/93

Download datasheet (2Mb)Embed
Next
NAND Flash Memory
MT29F1G08ABADAWP, MT29F1G08ABBDAH4,
MT29F1G08ABBDAHC, MT29F1G16ABBDAH4,
MT29F1G16ABBDAHC, MT29F1G08ABADAH4
Features
• Open NAND Flash Interface (ONFI) 1.0-compliant
• Single-level cell (SLC) technology
• Organization
– Page size x8: 2112 bytes (2048 + 64 bytes)
– Page size x16: 1056 words (1024 + 32 words)
– Block size: 64 pages (128K + 4K bytes)
– Device size: 1Gb: 1024 blocks
• Asynchronous I/O performance
t
t
RC/
WC: 20ns (3.3V), 25ns (1.8V)
• Array performance
– Read page: 25µs
3
– Program page: 200µs (TYP, 3.3V and 1.8V)
– Erase block: 700µs (TYP)
• Command set: ONFI NAND Flash Protocol
• Advanced command set
– Program page cache mode
5
– Read page cache mode
5
– One-time programmable (OTP) mode
– Read unique ID
– Internal data move
• Operation status byte provides software method for
detecting
– Operation completion
– Pass/fail condition
– Write-protect status
• Internal data move operations supported within the
device from which data is read
PDF: 09005aef83e5ffed
m68a.pdf – Rev. D 06/10 EN
‡Products and specifications discussed herein are for evaluation and reference purposes only and are subject to change by
Micron without notice. Products are only warranted by Micron to meet Micron’s production data sheet specifications.
Micron Confidential and Proprietary
1Gb x8, x16: NAND Flash Memory
• Ready/busy# (R/B#) signal provides a hardware
method for detecting operation completion
1
• WP# signal: write protect entire device
• First block (block address 00h) is valid when ship-
ped from factory with ECC. For minimum required
ECC, see Error Management.
• Block 0 requires 1-bit ECC if PROGRAM/ERASE cy-
cles are less than 1000
• RESET (FFh) required as first command after power-
on
• Alternate method of device initialization (Nand_In-
it) after power up
• Quality and reliability
3
– Data retention: 10 years
• Operating Voltage Range
– V
: 2.7–3.6V
CC
– V
: 1.7–1.95V
CC
• Operating temperature:
– Commercial: 0°C to +70°C
– Extended (ET): –40ºC to +85ºC
• Package
– 48-pin TSOP type 1, CPL
– 63-ball VFBGA
1. The ONFI 1.0 specification is available at
Notes:
2. CPL = Center parting line.
3. See Electrical Specifications for
4. Available only in the 1.8V VFBGA package.
5. Supported only with ECC disabled.
1
Micron Technology, Inc. reserves the right to change products or specifications without notice.
Preliminary
Features
4
(contact factory)
2
www.onfi.org.
t
R_ECC and
t
PROG_ECC specifications.
© 2010 Micron Technology, Inc. All rights reserved.