KM6164002 Samsung semiconductor, KM6164002 Datasheet - Page 2

no-image

KM6164002

Manufacturer Part Number
KM6164002
Description
CMOS SRAM
Manufacturer
Samsung semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
KM6164002AJ-12
Manufacturer:
SAMSUNG
Quantity:
2 900
Part Number:
KM6164002AJ-15
Manufacturer:
HIT
Quantity:
1 000
Part Number:
KM6164002AJ-17
Quantity:
6 000
Part Number:
KM6164002AJ-20
Manufacturer:
SAM
Quantity:
2 000
Part Number:
KM6164002AJ-20
Manufacturer:
SEC
Quantity:
20 000
Part Number:
KM6164002AJE-15
Manufacturer:
SAMSUNG
Quantity:
2 490
NOTES(WRITE CYCLE)
1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low CS,WE,LB and UB. A write begins at the latest transition CS going low and WE going low ; A write ends at
3. t
4. t
5. t
6. If OE. CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output mus t not
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycl e.
8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.
KM6164002, KM6164002E, KM6164002I
TIMING WAVE FORM OF WRITE CYCLE(4)
ADD
CS
UB, LB
WE
Data In
Data Out
FUNCTIONAL DESCRIPTION
* NOTE : X means Don't Care.
the earliest transition CS going high or WE going high. t
be applied because bus contention can occur.
CW
AS
WR
CS
H
is measured from the address valid to the beginning of write.
L
L
L
L
is measured from the later of CS going low to end of write.
is measured from the end of write to the address change. t
WE
H
H
X
X
L
OE
X*
H
X
X
L
High-Z
High-Z
LB
X
X
H
H
H
L
L
L
L
t
AS(4)
t
BLZ
(UB, LB Controlled)
UB
WP
X
X
H
H
H
L
L
L
L
is measured from the beginning of write to the end of write.
WR
Output Disable
applied in case a write ends as CS, or WE going high.
Not Select
t
WHZ(6)
Mode
Read
Write
- 8 -
t
AW
t
t
CW(3)
WC
t
BW
t
WP(2)
I/O
High-Z
High-Z
High-Z
High-Z
D
D
1
D
D
t
OUT
OUT
DW
~I/O
Data Valid
IN
IN
8
I/O Pin
I/O
High-Z
High-Z
High-Z
High-Z
D
D
t
9
WR(5)
D
D
~I/O
OUT
OUT
t
DH
IN
IN
PRELIMINARY
16
CMOS SRAM
High-Z(8)
Supply Current
I
SB
I
I
I
June -1997
, I
CC
CC
CC
SB1
Rev 2.0

Related parts for KM6164002