HT48R70A-1_07 HOLTEK [Holtek Semiconductor Inc], HT48R70A-1_07 Datasheet - Page 11

• Manufacturer Part Number: HT48R70A-1_07
• Description: I/O Type 8-Bit MCU
• Manufacturer: HOLTEK [Holtek Semiconductor Inc]

32768Hz crystal oscillator (RTC OSC). Also, the fre-
quencies of the internal RC oscillator can be 3.2MHz,
1.6MHz, 800kHz and 400kHz (depends on the options).
The WDT oscillator is a free running on-chip RC oscilla-
tor, and no external components are required. Even if
the system enters the power down mode, the system
clock is stopped, but the WDT oscillator still works within
a period of approximately 65 s at 5V. The WDT oscilla-
tor can be disabled by options to conserve power.
Watchdog Timer - WDT
The WDT clock source is implemented by a dedicated
RC oscillator (WDT oscillator), RTC clock or instruction
clock (system clock divided by 4), determines the op-
tions. This timer is designed to prevent a software mal-
function or sequence from jumping to an unknown
location with unpredictable results. The Watchdog
Timer can be disabled by options. If the Watchdog Timer
is disabled, all the executions related to the WDT result
in no operation. The RTC clock is enabled only in the in-
ternal RC+RTC mode.
Once the internal WDT oscillator (RC oscillator with a
period of 65 s at 5V normally) is selected, it is first di-
vided by 256 (8-stage) to get the nominal time-out pe-
riod of 17ms at 5V. This time-out period may vary with
temperatures, VDD and process variations. By invoking
the WDT prescaler, longer time-out periods can be real-
ized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the
WDTS) can give different time-out periods. If WS2,
WS1, and WS0 are all equal to 1, the division ratio is up
to 1:128, and the maximum time-out period is 2.1s at 5V
seconds. If the WDT oscillator is disabled, the WDT
clock may still come from the instruction clock and oper-
ates in the same manner except that in the HALT state
the WDT may stop counting and lose its protecting pur-
pose. In this situation the logic can only be restarted by
external logic. The high nibble and bit 3 of the WDTS are
reserved for users defined flags, which can be used to
indicate some specified status.
If the device operates in a noisy environment, using the
on-chip RC oscillator (WDT OSC) or 32kHz crystal oscil-
lator (RTC OSC) is strongly recommended, since the
HALT will stop the system clock.
Rev. 2.10
Watchdog Timer
11
The WDT overflow under normal operation will initialize
mode, the overflow will initialize a warm reset and only
the Program Counter and SP are reset to zero. To clear
the contents of WDT (including the WDT prescaler),
three methods are adopted; external reset (a low level to
RES), software instruction and a HALT instruction.
The software instruction include
other set
two types of instruction, only one can be active depend-
ing on the option
the CLR WDT is selected (i.e. CLRWDT times equal
one), any execution of the CLR WDT instruction will
clear the WDT. In the case that CLR WDT1 and CLR
WDT2 are chosen (i.e. CLRWDT times equal two),
these two instructions must be executed to clear the
WDT; otherwise, the WDT may reset the chip as a result
of time-out.
Power Down Operation - HALT
The HALT mode is initialized by the HALT instruction
and results in the following...
chip reset and set the status bit TO . But in the HALT
The system oscillator will be turned off but the WDT
oscillator remains running (if the WDT oscillator is se-
lected).
The contents of the on chip RAM and registers remain
unchanged.
WDT and WDT prescaler will be cleared and re-
counted again (if the WDT clock is from the WDT os-
cillator).
All of the I/O ports maintain their original status.
The PDF flag is set and the TO flag is cleared.
WS2
0
0
0
0
1
1
1
1
CLR WDT1 and CLR WDT2 . Of these
WS1
0
0
1
1
0
0
1
1
WDTS (09H) Register
HT48R70A-1/HT48C70-1
CLR WDT times selection option . If
WS0
0
1
0
1
0
1
0
1
CLR WDT and the
Division Ratio
August 7, 2007
1:128
1:16
1:32
1:64
1:1
1:2
1:4
1:8