PALCE16V8H-7SI Lattice Semiconductor Corp., PALCE16V8H-7SI Datasheet - Page 20

no-image

PALCE16V8H-7SI

Manufacturer Part Number
PALCE16V8H-7SI
Description
Ee Cmos Zero-power 20-pin Universal Programmable Array Logic
Manufacturer
Lattice Semiconductor Corp.
Datasheet
CAPACITANCE
Note:
1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where
SWITCHING CHARACTERISTICS OVER INDUSTRIAL OPERATING RANGES
Notes:
1. See “Switching Test Circuit” for test conditions.
2. This parameter is tested in standby mode.
3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where
4. Output delay minimums for t
5. t
20
C IN
C OUT
t
t
t
t
t
t
f
t
t
t
t
PD
S
H
CO
WL
WH
MAX
PZX
PXZ
EA
ER
Parameter
Parameter
Symbol
Symbol
capacitance may be affected.
frequency may be affected.
may alter these values therefore, minimum values are recommended for simulation purposes only.
t
CF
CF
is a calculated value and is not guaranteed. t
= 1/f
MAX
Input Capacitance
Output Capacitance
Input or Feedback to Combinatorial Output (Note 2)
Setup Time from Input or Feedback to Clock
Hold Time
Clock to Output
Clock Width
Maximum Frequency
(Notes 3 and 4)
OE to Output Enable
OE to Output Disable
Input to Output Enable Using Product Term Control
Input to Output Disable Using Product Term Control
(internal feedback) – t
1
Parameter Description
PD
LOW
HIGH
External Feedback
Internal Feedback (f
No Feedback
, t
CO
S
, t
.
PZX
, t
PXZ
Parameter Description
, t
CNT
EA
)
PALCE16V8Z-12 (Ind)
CF
, and t
can be found using the following equation:
V IN = 2.0 V
V OUT = 2.0 V
ER
are defined under best case conditions. Future process improvements
1/(t
1/(t
1/(t
S
S
WH
+t
+t
+t
CO
CF
)
WL
)
)
Test Conditions
V CC = 5.0 V, T A = 25 °C,
f = 1 MHz
62.5
Min
100
77
8
0
5
5
-12
Max
Typ
12
13
13
8
8
8
5
8
1
MHz
MHz
MHz
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
pF
pF

Related parts for PALCE16V8H-7SI