MT46H32M32LFCM-5:A TR Micron Technology Inc, MT46H32M32LFCM-5:A TR Datasheet - Page 76

IC DDR SDRAM 1GBIT 90VFBGA

MT46H32M32LFCM-5:A TR

Manufacturer Part Number
MT46H32M32LFCM-5:A TR
Description
IC DDR SDRAM 1GBIT 90VFBGA
Manufacturer
Micron Technology Inc
Datasheet

Specifications of MT46H32M32LFCM-5:A TR

Format - Memory
RAM
Memory Type
Mobile DDR SDRAM
Memory Size
1G (32M x 32)
Speed
200MHz
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.95 V
Operating Temperature
0°C ~ 70°C
Package / Case
90-VFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
557-1385-2
Figure 40: WRITE-to-READ – Odd Number of Data, Interrupting
PDF: 09005aef82ce3074
1gb_ddr_mobile_sdram_t48m.pdf - Rev. K 07/09 EN
Command
Address
t
t
t
DQSS (NOM)
DQSS (MIN)
DQSS (MAX)
DQS
DQS
DQS
DQ
DQ
DQ
CK#
DM
DM
DM
CK
4
5
4
5
4
5
1
WRITE
Bank a,
Col b
T0
Notes:
t
t
t
DQSS
DQSS
DQSS
2
1. An interrupted burst of 4 is shown; 1 data element is written, 3 are masked.
2. A10 is LOW with the WRITE command (auto precharge is disabled).
3.
4. DQS is required at T2 and T2n (nominal case) to register DM.
5. D
D
IN
t
NOP
WTR is referenced from the first positive CK edge after the last data-in pair.
D
T1
IN
IN
b = data-in for column b; D
D
IN
T1n
NOP
T2
t
WTR
T2n
3
76
Bank a,
READ
Col b
T3
OUT
n = data-out for column n.
1Gb: x16, x32 Mobile LPDDR SDRAM
Micron Technology, Inc. reserves the right to change products or specifications without notice.
T4
NOP
CL = 3
CL = 3
CL = 3
Don’t Care
T5
NOP
©2007 Micron Technology, Inc. All rights reserved.
WRITE Operation
T5n
Transitioning Data
D
D
D
OUT
OUT
OUT
T6
NOP
D
D
D
OUT
OUT
OUT
T6n

Related parts for MT46H32M32LFCM-5:A TR