IC DDR2 SDRAM 1GBIT 92FBGA

 

MT47H128M8BT-37E:A

Manufacturer Part NumberMT47H128M8BT-37E:A
DescriptionIC DDR2 SDRAM 1GBIT 92FBGA
ManufacturerMicron Technology Inc
MT47H128M8BT-37E:A datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of MT47H128M8BT-37E:A

Format - MemoryRAMMemory TypeDDR2 SDRAM
Memory Size1G (128M x 8)Speed3.75ns
InterfaceParallelVoltage - Supply1.7 V ~ 1.9 V
Operating Temperature0°C ~ 85°CPackage / Case92-FBGA
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
Page 68/131

Download datasheet (10Mb)Embed
PrevNext
Commands
Truth Tables
The following tables provide a quick reference of available DDR2 SDRAM commands,
including CKE power-down modes and bank-to-bank commands.
Table 36: Truth Table – DDR2 Commands
Notes: 1–3 apply to the entire table
Previous
Function
Cycle
LOAD MODE
H
REFRESH
H
SELF REFRESH entry
H
SELF REFRESH exit
L
Single bank
H
PRECHARGE
All banks PRECHARGE
H
Bank ACTIVATE
H
WRITE
H
WRITE with auto
H
precharge
READ
H
READ with auto
H
precharge
NO OPERATION
H
Device DESELECT
H
Power-down entry
H
Power-down exit
L
1. All DDR2 SDRAM commands are defined by states of CS#, RAS#, CAS#, WE#, and CKE at
Notes:
2. The state of ODT does not affect the states described in this table. The ODT function is
3. “X” means “H or L” (but a defined logic level) for valid I
4. BA2 is only applicable for densities ≥1Gb.
5. An n is the most significant address bit for a given density and configuration. Some larg-
PDF: 09005aef821ae8bf
1GbDDR2.pdf – Rev. T 02/10 EN
CKE
Current
Cycle
CS#
RAS# CAS#
H
L
L
L
H
L
L
L
L
L
L
L
H
H
X
X
L
H
H
H
L
L
H
H
L
L
H
H
L
L
H
H
L
H
L
H
L
H
L
H
L
H
L
H
L
H
L
X
L
H
H
X
H
X
X
L
H
X
X
L
H
H
H
H
X
X
L
H
H
the rising edge of the clock.
not available during self refresh. See ODT Timing (page 125) for details.
er address bits may be “Don’t Care” during column addressing, depending on density
and configuration.
68
1Gb: x4, x8, x16 DDR2 SDRAM
BA2–
WE#
BA0
An–A11
A10
L
BA
OP code
H
X
X
X
H
X
X
X
X
X
X
X
H
L
BA
X
L
L
X
X
H
H
BA
Row address
L
BA
Column
L
address
L
BA
Column
H
address
H
BA
Column
L
address
H
BA
Column
H
address
H
X
X
X
X
X
X
X
X
X
X
X
H
X
X
X
X
H
measurements.
DD
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2004 Micron Technology, Inc. All rights reserved.
Commands
A9–A0 Notes
4, 6
X
X
X
4, 7
X
6
X
4
Column
4, 5, 6,
address
8
Column
4, 5, 6,
address
8
Column
4, 5, 6,
address
8
Column
4, 5, 6,
address
8
X
X
X
9
X
9