M29F032D70N6T NUMONYX, M29F032D70N6T Datasheet - Page 9

• Manufacturer Part Number: M29F032D70N6T
• Description: IC FLASH 32MBIT 70NS 40TSOP
• Manufacturer: NUMONYX

Specifications of M29F032D70N6T

• Format - Memory: FLASH
• Memory Type: FLASH
• Memory Size: 32M (4M x 8)
• Speed: 70ns
• Interface: Parallel
• Voltage - Supply: 4.5 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 40-TSOP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 497-1702-2

BUS OPERATIONS
There are five standard bus operations that control
the device. These are Bus Read, Bus Write, Out-
put Disable, Standby and Automatic Standby. See
Tables 2, Bus Operations, for a summary. Typical-
ly glitches of less than 5ns on Chip Enable or Write
Enable are ignored by the memory and do not af-
fect bus operations.
Bus Read. Bus Read operations read from the
memory cells, or specific registers in the Com-
mand Interface. A valid Bus Read operation in-
volves setting the desired address on the Address
Inputs, applying a Low signal, V
and Output Enable and keeping Write Enable
High, V
value, see Figure 9, Read Mode AC Waveforms,
and Table 10, Read AC Characteristics, for details
of when the output becomes valid.
Bus Write. Bus Write operations write to the
Command Interface. A valid Bus Write operation
begins by setting the desired address on the Ad-
dress Inputs. The Address Inputs are latched by
the Command Interface on the falling edge of Chip
Enable or Write Enable, whichever occurs last.
The Data Inputs/Outputs are latched by the Com-
mand Interface on the rising edge of Chip Enable
or Write Enable, whichever occurs first. Output En-
able must remain High, V
Write operation. See Figures 10 and 11, Write AC
Waveforms, and Tables 11 and 12, Write AC
Characteristics, for details of the timing require-
ments.
Output Disable. The Data Inputs/Outputs are in
the high impedance state when Output Enable is
High, V
Standby. When Chip Enable is High, V
memory enters Standby mode and the Data In-
puts/Outputs pins are placed in the high-imped-
ance state. To reduce the Supply Current to the
Standby Supply Current, I
Table 2. Bus Operations
Note: X = V
Bus Read
Bus Write
Output Disable
Standby
Read Manufacturer
Code
Read Device Code
Operation
IH
IH
IL
. The Data Inputs/Outputs will output the
.
or V
IH
.
V
V
V
V
V
E
X
IH
IL
IL
IL
IL
IH
CC2
, during the whole Bus
, Chip Enable should
V
V
V
V
V
IL
G
X
IH
IH
IL
IL
IL
, to Chip Enable
V
V
V
V
V
W
X
IH
IH
IH
IH
IL
IH
, the
Cell Address
Command Address
X
X
A0 = V
V
A0 = V
A9 = V
IL
or V
IL
IH
ID
IH
, A1 = V
, A1 = V
, Others V
be held within V
level see Table 9, DC Characteristics.
During program or erase operations the memory
will continue to use the Program/Erase Supply
Current, I
til the operation completes.
Automatic Standby. If CMOS levels (V
are used to drive the bus and the bus is inactive for
300ns or more the memory enters Automatic
Standby where the internal Supply Current is re-
duced to the Standby Supply Current, I
Data Inputs/Outputs will still output data if a Bus
Read operation is in progress.
Special Bus Operations
Additional bus operations can be performed to
read the Electronic Signature and also to apply
and remove Block Protection. These bus opera-
tions are intended for use by programming equip-
ment and are not usually used in applications.
They require V
Electronic Signature. The memory has two
codes, the manufacturer code and the device
code, that can be read to identify the memory.
These codes can be read by applying the signals
listed in Tables 2, Bus Operations.
Block Protection and Blocks Unprotection.
Blocks can be protected in groups of 4 against ac-
cidental Program or Erase. See Appendix A, Table
16, Block Addresses, for details of which blocks
must be protected together as a group. Protected
blocks can be unprotected to allow data to be
changed.
There are two methods available for protecting
and unprotecting the blocks, one for use on pro-
gramming equipment and the other for in-system
use. Block Protect and Chip Unprotect operations
are described in Appendix C.
Address Inputs
A0-A21
IL
IL
, A9 = V
,
IL
CC3
or V
, for Program or Erase operations un-
IH
ID
ID
CC
, Others
to be applied to some pins.
± 0.2V. For the Standby current
Data Inputs/Outputs
Data Output
Data Input
DQ7-DQ0
ACh
Hi-Z
Hi-Z
20h
M29F032D
CC
CC2
± 0.2V)
. The
9/36