TLE7242-2G Infineon Technologies, TLE7242-2G Datasheet
TLE7242-2G
Specifications of TLE7242-2G
Available stocks
Related parts for TLE7242-2G
TLE7242-2G Summary of contents
Page 1
...
Page 2
... SPI Message #9 - Diagnostic Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 5.6.2.11 SPI Message #10 - Current Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 5.6.2.12 SPI Message #11 - Autozero Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 5.6.2.13 SPI Message #12 - Duty Cycle Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 6 Application Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 6.1 Further Application Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 7 Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 8 Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 Data Sheet 2 TLE7242-2G Table of Contents Rev. 1.0, 2008-07-09 ...
Page 3
... Programmable over current threshold – Programmable over current delay time – Programmable over current retry time – Battery pin (BAT) overvoltage shutdown. • Diagnostics – Over current Type TLE7242-2G Data Sheet Package PG-DSO-28-26 3 TLE7242-2G PG-DSO-28-26 Marking TLE7242-2G Rev. 1.0, 2008-07-09 ...
Page 4
... If the sense resistor is included, the load current can be monitored by the microcontroller via a SPI command. The open load in on state fault detection feature is disabled in on/off mode. Note: An external flyback clamp is required in this configuration otherwise the IC may be damaged. Data Sheet 4 TLE7242-2G Overview Rev. 1.0, 2008-07-09 ...
Page 5
... N, can be set to any value between 79 and 2 Data Sheet V BAT Solenoid POSx C ESD R SENSE NEGx Q R DRV G OUTx V BAT D RECIRC POSx C ESD R SENSE NEGx Q DRV R G OUTx 14 -1. The equation for calculating the PWM frequency is CLK F PWM TLE7242-2G V BAT Solenoid C ESD Q DRV Solenoid Rev. 1.0, 2008-07-09 Overview ...
Page 6
... KI * error k ∗ Autozero Value “ON” Auto Zero CURRENT - READ Average - + Σ KI PRE- LOAD Underlined = CAN BE PROGRAMMED VIA SPI Italics = CAN BE MONITORED VIA SPI 6 TLE7242-2G 320 ∗ R SENSE ( ) − INT ( − + − 1 INT ( Autozero Value “OFF” POSx + A/D Amp ...
Page 7
... The device will automatically switch from transient mode of operation to steady state operation at the start of the first PWM period after the new set point has been reached. Data Sheet Figure 3 when the current set point is greater than 0. Figure 4. 7 TLE7242-2G Overview Rev. 1.0, 2008-07-09 ...
Page 8
... Measured Current < New Set Point Steady State Mode Begins setpoint ΙΙ Transient Mode Begins setpoint Ι setpoint ΙΙ accepted 8 TLE7242-2G OUTx = Low Start of PWM period Measured Current < New LEAVE Set Point HYST MODE OUTx := LOW Controller := stop Measured Current > New ...
Page 9
... Monitoring Current Control SPI Interface V_SIGNAL V_SIGNAL Current Control Block Current Logic Control Block 9 POS0 NEG0 V5D OUT0 Diagnostics POS1 NEG1 V5D Block OUT1 Diagnostics POS2 NEG2 V5D OUT2 Diagnostics POS3 NEG3 V5D OUT3 Diagnostics Rev. 1.0, 2008-07-09 TLE7242-2G Block Diagram ...
Page 10
... Analog Ground - 5V supply pin for analog. An external capacitor connected between this pin and GND_A near this pin. A Channel #1 Positive sense pin. Connect to the "load" side of the external sense resistor. 10 TLE7242-2G Pin Configuration FAULT RESET_B ENABLE CS_B SCK V5D CLK GND_D ...
Page 11
... The part must be held in reset by an external source until all supplies are stable and within tolerance. D This open drain output pin is pulled low when a fault condition is detected. Certain faults can be masked via SPI. 11 TLE7242-2G Pin Configuration Rev. 1.0, 2008-07-09 ...
Page 12
... V -0.3 min(V io signal + 0.3; 6) -500 500 I 5 –5 CLAMP T -65 150 stg T -40 150 j – – -500 500 – -750 750 12 TLE7242-2G Unit Conditions V – V – V – V – V – V – V – mV – mA – °C – °C – Rev. 1.0, 2008-07-09 ...
Page 13
... BAT V 4.75 V5D V 4.75 V5A V 3.0 V_SIGNAL f 20 CLK f 50 PWM V V – pos , neg Limit Values Min. Typ. – 50 thJA 13 TLE7242-2G General Product Characteristics Unit Conditions Max – 5.25 V – 5.25 V – 5.25 V – 40 MHz 4000 – Unit Conditions Max. 1) – ...
Page 14
... V5A V 1.0 – V5D I – – V5D I – – V5A I – – V_SIGNAL I – – VBAT 14 TLE7242-2G Unit Conditions Max. 4.5 V Internal reset occurs if V5A is under the undervoltage limit 4.5 V Internal reset occurs if V5D is under the undervoltage limit =20MHz CLK f 50 ...
Page 15
... Note: The PWM periods are restarted when a rising edge is detected on the PHASE_SYNC pin. A periodic pulse train on this pin will disturb the current regulation. Data Sheet Functional Description and Electrical Characteristics 1/f clk t 15 PhaseSynch Offset = T offset PWM 15 TLE7242- Rev. 1.0, 2008-07-09 ...
Page 16
... V 0.8*V_ – – OHMIN SIGNAL I 10 – -10 – - – – 0.4 fault t 8 – – – – TLE7242-2G Unit Conditions =200µ =-200µA L µA V =V_SIGNAL in (current drain to ground) µA V =0V (Current in drain from V_SIGNAL) V Active state; I =2mA fault ns ns Rev. 1.0, 2008-07-09 ...
Page 17
... PERIOD F CLK Abr. Gate OL-ON-F reported (=0 in ON/OFF mode) SB Bit SB-F OL BIT OL-ON-F (=0 in ON/OFF mode) 17 TLE7242-2G Tested Timer and Fault Detection Timer Period. F =20 MHz F =40 MHz CLK CLK 64 µsec 32 µsec 96 µsec 48 µsec 96 µsec 48 µsec 128 µsec 64 µsec ≤ ...
Page 18
... OL-ON-F digital filter short to ground (only while OFF) digital filter short to battery (only while ON) 1..64 18 TLE7242-2G OUTx Low Bit OFF-T read SPI fault register SG-F (Short to Ground Fault) LOGIC OFF-T (Short to Ground and Open Load Off Tested) SB-F (Short to Battery Fault) ...
Page 19
... Timer SB-T short Load ok Vpos Vsb Fault Filter SB-F Load Current SPI READ ADDR 9 Figure 12 On-State Diagnostic Timing - Short to Vbat Data Sheet Functional Description and Electrical Characteristics Fault Retry Time (Address #8) Short to Vbat 19 TLE7242-2G Tested Timer Fault Filter Rev. 1.0, 2008-07-09 ...
Page 20
... If SG- and OL-OFF- then the OL-F Bit in the FAULT register is set SPI fault read occurs, the OFF-T Bit, the SG-F Bit and the OL-F Bit in the SPI registers are cleared to zero (and the timers are cleared to 0). Data Sheet Functional Description and Electrical Characteristics 64 * PWM period 20 TLE7242-2G Rev. 1.0, 2008-07-09 ...
Page 21
... Tested Timer (OFF) + Digital OL-OFF-FD OL-FA CMP Filter - - SG-FD Digital SG-FA CMP + Filter Tested Tim er Fault Filter 21 V SUPPLY V5A Ipu(sg) (100ua) POSx OA Ipd(ol) Cpos (100ua) NEGx Vol (3V) Cneg OUTx Vsg (2V) Tested Tim er Fault Filter Rev. 1.0, 2008-07-09 TLE7242-2G ...
Page 22
... I 60 100 150 PD(OL) V V5A-3.5 – V5A-2.5 V POS(SHG) I -60 -100 -150 PD(SHG) I -40 – 10 NEG( – 60 NEG(H) 22 TLE7242-2G Tested Timer Fault Filter Unit Conditions V Raise VBAT until all outputs shut down µA V5A=5V =V5A POS NEG µA V5A=5V =0V POS NEG µA ...
Page 23
... T ff ⋅ n predivider fault f CLK T tt ⋅ n predivider fault f CLK 23 TLE7242-2G Unit Conditions V POS voltage required to trigger a short to battery fault: config bits = 00 V POS voltage required to trigger a short to battery fault: config bits = 01 V POS voltage required to trigger a short to battery fault: config bits = ...
Page 24
... O_SRC I 15 – O_SNK T = -40 °C to +150 °C, all voltages with respect to ground, positive j Symbol Limit Values Min. Typ. 0 – -14 mA -2% – 24 TLE7242-2G Unit Conditions Max. 200 kΩ Internal pull down resistor present at each OUTx pin - V5D-2V OUT OUT Unit Conditions Max ...
Page 25
... All response data (either from a read or write operation) is the direct contents of the addressed internal register, and is not an echo of the data sent in the previous SPI message. The response to the first SPI message after a reset is message #0 (IC Version / Manufacturer). Data Sheet Functional Description and Electrical Characteristics 25 TLE7242-2G Rev. 1.0, 2008-07-09 ...
Page 26
... SO_RISE T – – 50 SO_FALL C – – – – TLE7242-2G Unit Conditions ns CS_B falling (0.8V) to SCK rising (0.8V) ns SCK falling (0.8V) to CS_B rising (0.8V) ns CS_B rise (2.0V) to CS_B fall (2.0V) ns SCK rise to rise ns SCK falling (0.8V) to CS_B fall (2.0V) ns SCK high time (rise 2 ...
Page 27
... SPI Timing Diagram Data Sheet Functional Description and Electrical Characteristics clock clock Bit 30 Bit Bit 30 Bit 29 Bit 1 27 TLE7242- clock clock don’t care 31 32 Bit 0 Bit 1 don’t care LSB t 13 high impedance Bit 0 don’t care LSB Rev. 1.0, 2008-07-09 time ...
Page 28
... Description Read / Write Bit 0 = Read 1 = Write Message Identifier 0 0000 = IC Version / Manufacturer Description Message Identifier 0 0000 = IC Version / Manufacturer IC Manufacturer ID Number 1100 0001= Infineon Technologies Version Number 0000 0010 = K11 28 TLE7242-2G Reset Value not used Reset Value Manuf Rev. 1.0, 2008-07-09 ...
Page 29
... Read / Write Bit 0 = Read 1 = Write Message Identifier 0 0001 = Main Period Set Channel Number PWM Divider CH1 CH0 PWM Divider - N Description Message Identifier 0 0001 = Main Period Set Channel Number PWM Divider CLK F PWM TLE7242-2G Reset Value unused Reset Value Rev. 1.0, 2008-07- ...
Page 30
... Message Identifier 0 0010 = PWM Offset Channel Number Phase Synch Offset CH1 CH0 Description Message Identifier 0 0010 = PWM Offset Channel Number Phase Synch Offset PhaseSynch Offset = T offset PWM 30 TLE7242-2G Reset Value unused Phase Sync Offset Reset Value Phase Sync Offset Rev. 1.0, 2008-07- ...
Page 31
... Used when the channel is configured for on/off operation 0 = off Dither Step Size -4 (LSB value the Current Set point LSB) Dither Enable 0=Disabled 1=Enabled Average Current Set Point Resolution = 0.78125 mA / bit when 0.2 ohm external resistor is used. 31 TLE7242-2G Reset Value Dither Step Size Rev ...
Page 32
... Current Set point LSB) Dither Enable 0=Disabled 1=Enabled Average Current Set Point Resolution = 0.78125 mA / bit when 0.2 ohm external resistor is used DitherStep Size * = [ mApp ] 15 2 Setpoint = Current [ mA ] setpoint TLE7242-2G Reset Value Dither Step Size DitherStep s 320 ∗ R SENSE 320 ∗ R SENSE Rev. 1.0, 2008-07- ...
Page 33
... Dither Steps - # of Dither Steps in 1/4 of the dither waveform period CH1 CH0 Description Message Identifier 0 0100 = Dither Period Set Channel Number Dither Steps - # of Dither Steps in 1/4 of the dither waveform period DitherStep [sec] = Dither Period F PWM 33 TLE7242-2G Reset Value unused Dither Steps Reset Value Dither Steps s Rev. 1.0, 2008-07-09 H ...
Page 34
... Read / Write Bit 0 = Read 1 = Write Message Identifier 0 0101 = Control Variable Set (KP and KI) Channel Number KP - Proportional Coefficient KI - Integral Coefficient CH1 CH0 Description Message Identifier 0 0101 = Control Variable Set (KP and KI)t Channel Number KP - Proportional Coefficient KI - Integral Coefficient 34 TLE7242-2G Reset Value Reset Value Rev. 1.0, 2008-07- ...
Page 35
... Amps, where k indicates the integral number of PWM periods that have elapsed since current regulation was initiated. Data Sheet Functional Description and Electrical Characteristics Rsense ( ) = ∗ error ∗ Rsense ( ∗ error k ∗ TLE7242- − INT ( − + − 1 INT ( Rev. 1.0, 2008-07-09 ...
Page 36
... This value will be loaded into the integrator when the controller transitions from transient mode to steady state mode CH1 CH0 Integrator Preload Value Description Message Identifier 0 0110 = Dynamic Threshold Value Set Channel Number 36 TLE7242-2G Reset Value Transient Mode Threshold Reset Value Transient Mode Threshold 5 ...
Page 37
... Setpoint changes grater than this threshold will activate the transient mode of operation. Integrator Preload Value This value will be loaded into the integrator when the controller transitions from transient mode to steady state mode. TransientM odeThresho = [ mA ] Threshold ∗ IntPreload Value Current 17 37 TLE7242-2G ld 320 ∗ R SENSE ∗ 8 Set Point 2 Rev. 1.0, 2008-07-09 ...
Page 38
... A low state on the RESET_B pin does not activate the FAULT pin low state on the RESET_B pin does activate the FAULT pin. Diagnostic Timer 00 = TIME_1 pre-divider = 128 01 = TIME_2 pre-divider = 192 10 = TIME_2 pre-divider = 192 11 = TIME_3 pre-divider = 256 Auto-Zero Disable 0 = Auto-Zero Enabled 1 = Auto-Zero Disabled 38 TLE7242-2G Reset Value CM2 CM3 FM0 FM1 ...
Page 39
... A low state on the RESET_B pin does not activate the FAULT pin low state on the RESET_B pin does activate the FAULT pin. Diagnostic Timer 00 = TIME_1 pre-divider = 128 01 = TIME_2 pre-divider = 192 10 = TIME_2 pre-divider = 192 11 = TIME_3 pre-divider = 256 Auto-Zero Disable 0 = Auto-Zero Enabled 1 = Auto-Zero Disabled 39 TLE7242-2G Reset Value CM2 CM3 FM0 FM1 ...
Page 40
... Read 1 = Write Message Identifier 0 1000= Diagnostic Configuration Short To Battery Threshold 1.3 V Short to Battery Retry Time Retry after 4 * SB_RETRY * PWM periods SB0 SB2 SB_RETRY2 Description Message Identifier 0 1000= Diagnostic Configuration 40 TLE7242-2G Reset Value SB_RETRY0 SB3 SB_RETRY3 Reset Value SB_RETRY0 SB3 SB_RETRY3 Rev ...
Page 41
... If the SB_RETRY field is programmed to the value 0, the short to battery retry period is identical to the programmed the PWM period as programmed in SPI message #1. Data Sheet Functional Description and Electrical Characteristics Description Short To Battery Threshold 1.3 V Short to Battery Retry Time Retry after 4 * SB_RETRY * PWM periods ∗ 4 SB_Retry = Retry Period f PWM 41 TLE7242-2G x Rev. 1.0, 2008-07-09 ...
Page 42
... Diagnostic Read (channel 0-3) Short to Ground - Fault Short to Ground & Open Load (Gate Off) - Tested Short to Battery - Fault Short to Battery - Tested Open Load (Gate Off) - Fault Open Load (Gate On) - Fault Enable Pin Latch Reset_B Pin Latch 42 TLE7242-2G Reset Value 03H unused 5 4 ...
Page 43
... Read 1 = Write (interpreted as a read) Message Identifier 0 1010 = Current Read Channel Number CH1 CH0 Current Read Description Message Identifier 0 1010 = Current Read Channel Number Current Read CurrentRea = Current [ mA ] Read TLE7242-2G Reset Value unused Reset Value 320 ∗ R SENSE Rev. 1.0, 2008-07-09 ...
Page 44
... Autozero Read Channel Number Overvoltage latch This latch is set when the voltage on the BAT pin exceeds the overvoltage threshold. The latch is reset when the BAT pin voltage is below the threshold and the Autozero Read message is received. 44 TLE7242-2G Reset Value unused ...
Page 45
... Autozero Read message is received Autozero (on) value The stored Autozero value used when the POS and NEG pin common mode voltage is low. Autozero (off) value The stored Autozero value used when the POS and NEG pin common mode voltage is high 45 TLE7242-2G Rev. 1.0, 2008-07-09 ...
Page 46
... Channel Number CH1 CH0 Duty Cycle Description Message Identifier 0 1100 = Duty Cycle Read Channel Number Duty Cycle Duty cycle of the PWM output of the selected channel. DutyCycle = ∗ Duty Cycle 100 ∗ TLE7242-2G Reset Value unused Reset Value Duty Cycle Rev. 1.0, 2008-07- ...
Page 47
... V_SIGNAL NEG1 OUT1 FAULT ENABLE TLE7242-2G PHASE_SYNC RESET_B POS2 CLK NEG2 OUT2 SCK SI SO CS_B POS3 NEG3 OUT3 TEST http://www.infineon.com/ 47 TLE7242-2G Application Information 0.2 Ω 10nF SPD15N06S2L-64 1KΩ 0.2 Ω 10nF SPD15N06S2L-64 1KΩ 0.2 Ω 10nF SPD15N06S2L-64 1KΩ 36V 10nF SPD15N06S2L-64 1KΩ ...
Page 48
... Green products are RoHS-Compliant (i.e Pb- free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020). You can find all of our packages, sorts of packing and others in our Infineon Internet Page “Products”: http://www.infineon.com/products. Data Sheet 48 TLE7242-2G Package Outlines Dimensions in mm Rev. 1.0, 2008-07-09 ...
Page 49
... Revision History 0 Version Date Changes 1.0 July 9, 2008 Release of datasheet Data Sheet 49 TLE7242-2G Revision History Rev. 1.0, 2008-07-09 ...
Page 50
... Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life ...