TLE7238GS Infineon Technologies, TLE7238GS Datasheet
TLE7238GS
Specifications of TLE7238GS
Related parts for TLE7238GS
TLE7238GS Summary of contents
Page 1
...
Page 2
... Serial Peripheral Interface (SPI 9.1 SPI Signal Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 9.2 Daisy Chain Capability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 9.3 SPI Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 9.4 Register Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 9.5 Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 9.6 Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 10 Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 11 Application Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 12 Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Data Sheet 2 TLE7238GS Table of Contents Rev. 1.0, 2008-10-30 ...
Page 3
... AEC Qualified Description The TLE7238GS is an eight channel high-side and low-side power switch in PG-SSOP-24-5 package providing embedded protective functions especially designed for standard relays and LEDs in automotive applications. The output stages incorporate two low-side, four high-side and two auto configuring high-side or low-side switches ...
Page 4
... Suitable to switch 5 V power supply lines by auto configuring channels Data Sheet V 5.5 … 3.0 … 5 DS(ON) 0.9 Ω 1.6 Ω 0.9 Ω 0.9 Ω I L(nom, min) 260 mA 130 mA I 500 mA DS(OVL, min µA DS(OFF, max DS(CL, min) V -16 V bb(CL, max MHz SCLK(max) 4 TLE7238GS Overview Rev. 1.0, 2008-10-30 ...
Page 5
... SPI chain by using the same number of micro-controller pins. Furthermore, the TLE7238GS is equipped with two input pins that can be individually routed to the output control of each channel thus offering complete flexibility in design and PCB-layout. The input multiplexer is controlled via SPI ...
Page 6
... SUB 6 TLE7238GS Block Diagram VBB OUT0 OUT1 OUT2 OUT3 OUT6 OUT7 GND Overview _5_GS.emf Rev. 1.0, 2008-10-30 ...
Page 7
... SUB GND GND 7 V bat I V DS0 OUT_S0 V V OUT_S 1 DS1 OUT_S 2 DS2 DS3 OUT_S OUT_D4 OUT_S 4 DS4 D4 V OUT_D5 OUT_S 5 DS5 D5 V OUT_D6 OUT_D7 DS6 Terms _5_GS.emf high-side configuration. OUT_S Rev. 1.0, 2008-10-30 TLE7238GS Block Diagram specification is is equivalent Out ...
Page 8
... Source of auto configuring power transistor 5 Drain of low side power transistor channel 6 Drain of low side power transistor channel 7 Limp home activation input pin (pull down) Input multiplexer input 1 pin (pull down) Input multiplexer input 2 pin (pull down) 8 TLE7238GS Pin Configuration PG-SSOP -24-5.emf Rev. 1.0, 2008-10-30 ...
Page 9
... Pin Symbol I/O SPI SCLK Data Sheet Function SPI Chip select (pull up) Serial clock Serial data in Serial data out 9 TLE7238GS Pin Configuration Rev. 1.0, 2008-10-30 ...
Page 10
... V – -16 – Out_S V – 41 Out_D E AS – 65 – – 18 – – 50 – TLE7238GS Electrical Characteristics Unit Test Conditions V -16V max. 2 minutes V – V – A – V – V – V – 105 °C j( 0. 150 °C j( 0.250 A D( 105 °C ...
Page 11
... ( < < pulse pulse Symbol Limit Values Min. Max bb(nom bb(ext),up V 5.5 9 bb(ext),low T -40 150 j 11 TLE7238GS Electrical Characteristics Unit Test Conditions 105 °C j( 0.180 A D( 105 °C j( 0.180 – 0.3 V °C – °C – HBM Unit Conditions V – ...
Page 12
... Limit Values Min. Typ. Max. R – – 25 thJC,back R – – 25 thJC,top R – – 17 thJPin R – 90 – thJA,min R – 70 – thJA,300 R – 65 – thJA,600 R – 55 – thJA,2s2p 12 TLE7238GS Electrical Characteristics Unit Conditions 2) K/W 2) K/W 2) K/W 3) K/W 4) K/W 5) K Rev. 1.0, 2008-10-30 ...
Page 13
... GND is recommended (especially in case of EMI). DD 5.1 Operation Modes There is a limp home functionality implemented in the TLE7238GS, which is activated via pin LHI. Please refer to Section 5.2 for details. The device provides a sleep mode (stand by) to minimize current consumption, which also resets the register banks ...
Page 14
... Limp Home Mode: In limp home mode, the SPI write-registers are reset. The SPI interface is operating normally, so the limp home bit LHI as well as the diagnosis flags can be read, but no command is accepted until the device leaves the Limp home operation. Data Sheet 14 TLE7238GS Power Supply Rev. 1.0, 2008-10-30 ...
Page 15
... DD V – – 3.0 DD(PO) I – – 0 DD(Sleep) – – 20 – – 20 – – – – 200 wu(Sleep) t – – 1 bb(UVR) t – – 1 DD(UVR 13 TLE7238GS Power Supply Unit Test Conditions all diagnosis off µ LHI AWK ° ° 150 ° SCLK V ...
Page 16
... MOSFET transistors. The gates of the high-side switches are controlled by charge pumps. 6.1 Input Circuit There are two input pins available at TLE7238GS, which can be configured to be used for control of the output stages. The INXn parameter of the input configuration register provide following possibilities: • ...
Page 17
... high side channel V DS(CL) V S(CL) GND Figure 5 Output Clamp Implementation Maximum Load Inductance During demagnetization of inductive loads, energy has to be dissipated in the TLE7238GS. This energy can be calculated with following equations – bb D(CL ⋅ ------------------------------- - ln ⋅ 1 ...
Page 18
... In input mode, a high signal at the input pin is equivalent to a SPI ON command and a low signal to SPI OFF command respectively. Please refer to Data Sheet t t and are designed equally. ON OFF t OFF Section 9.3 for details on SPI protocol. 18 TLE7238GS Power Stages t t SwitchOn .emf Rev. 1.0, 2008-10-30 ...
Page 19
... V – 1) 0.1 – µA – – µ µ 13 resistive load I – 100 = 250 – 100 = 120 – 100 = 250 µ resistive load I – 100 = 250 – 100 = 120 – 100 = 250 mA DS Rev. 1.0, 2008-10-30 TLE7238GS Power Stages R thja ...
Page 20
... B 2 010 B 2 011 B 2 Type Description rw Input Multiplexer Configuration Channel n 00 Channel n is switched off 01 Channel n is switched by input 1 10 Channel n is switched by input 2 11 Channel n is switched on 20 TLE7238GS Power Stages 1 0 INX0 INX2 INX4 INX6 rw Rev. 1.0, 2008-10-30 ...
Page 21
... Reverse Polarity Protection There is a reverse polarity protection implemented in the TLE7238GS. This protection has to be divided into two parts. First the protection of the control circuits and second in the protection of the power transistors. The control circuits are reverse polarity protected by protective measures in the ground connection. In case of reverse polarity, there is no current flow through the control circuits ...
Page 22
... Thermal shut down temperature 1) Not subject to production test, specified by design Data Sheet T = -40 °C to +150 ° ° Symbol min. I 0.5 Out(OVL) I 0.22 Out(OVL) t OFF(OVL) T 150 j(SC) 22 TLE7238GS Protection Functions Limit Values Unit Test Conditions typ. max. 1.0 A 0.5 A µ °C 170 Rev. 1.0, 2008-10-30 ...
Page 23
... Diagnostic Features The SPI of TLE7238GS provides diagnosis information about the device and about the load. The diagnosis information of the protective functions of channel n is latched in the diagnosis flags Dn cleared by the SPI command CMD.CPL = 1. The CPL command clears itself with the next valid SPI communication frame. ...
Page 24
... I 50 L(DC0.. D(OL4, L(DCHS L(DCLS) V D(OL6, L(DC6,7) Chapter 7) I 0.5 L(OVL) I 0.22 L(OVL) t – OFF(OVL) 24 TLE7238GS Diagnostic Features Uni Test Conditions t typ. max. µs – 250 – 1) – 3.9 V µA – 300 measured at threshold 1) – 2.2 V µA – 300 measured at threshold µ ...
Page 25
... Open load at OFF-state occurred 110 STB RST r/w r/w Description please refer to Section 7 for description please refer to Section 5.3 for description please refer to Section 5 for description please refer to Section 5 for description 25 TLE7238GS Diagnostic Features CPL r/w Rev. 1.0, 2008-10-30 ...
Page 26
... DCCR1 3 DCEN7 r/w Field Bits Type DCENn r Data Sheet 100 DCEN2 DCEN1 r/w r/w 101 DCEN6 DCEN5 r/w r/w Description Diagnosis Current Enable Channel n 0 Diagnosis current disabled 1 Diagnosis current enabled 26 TLE7238GS Diagnostic Features 0 DCEN0 r/w 0 DCEN5 r/w Rev. 1.0, 2008-10-30 ...
Page 27
... SPI Signal Description CS - Chip Select: The system micro controller selects the TLE7238GS by means of the CS pin. Whenever the pin is in low state, data transfer can take place. When high state, any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state. ...
Page 28
... Daisy Chain Capability The SPI of TLE7238GS provides daisy chain capability. In this configuration several devices are activated by the same CS signal MCS. The SI line of one device is connected with the SO line of another device (see which builds a chain. The ends of the chain are connected with the output and input of the master device, MO and MI respectively ...
Page 29
... SPI Protocol The control and diagnosis function of the TLE7238GS is based on two register banks which are accessed via following SPI protocol. The control register bank contains eight registers (with 4 bit each) addressed bit pointer. The diagnosis register bank contains four registers (with 4 bit each) addressed bit pointer. An additional indication bit is available to differentiate between standard diagnosis information and data read from a register bank ...
Page 30
... Failure mode alert of channel x and INX1 INX3 INX5 INX7 DCEN2 DCEN1 DCEN6 DCEN5 WAKE STB RST – – – V power-on, STB-command and RST-command bb 30 TLE7238GS Serial Peripheral Interface (SPI default INX0 0 H INX2 0 H INX4 0 H INX6 0 H DCEN0 0 H DCEN4 0 ...
Page 31
... CS SCLK SI t SO(en) SO Figure 12 Timing Diagram Data Sheet 3 OL1 B OL3 B OL5 B OL7 B t SCLK( SCLK(H) SCLK( SI(su) SI(h) t SO(v) 31 TLE7238GS Serial Peripheral Interface (SPI OL0 D3 OL2 D5 OL4 D7 OL6 t t CS(lag) CS(td) t SO(dis) SPI Timing.emf Rev. 1.0, 2008-10- 0.7V cc 0.2V cc 0. ...
Page 32
... V 0 SO( SO( -10 SO(OFF SCLK t 200 SCLK( SCLK( SCLK(L) t 250 CS(lead) t 250 CS(lag) t 250 CS(td SI(su SI(h) 32 TLE7238GS Serial Peripheral Interface (SPI -40 °C to +150 °C j Unit Test Conditions typ. max. V – 0.2* V – – V – µ µA – – 0. µA – ...
Page 33
... Not subject to production test, specified by design. Data Sheet 5.5V 16V, BAT ° Symbol Limit Values min. t – SO(en) t – SO(dis) t – SO(v) 33 TLE7238GS Serial Peripheral Interface (SPI -40 °C to +150 °C j Unit Test Conditions typ. max. C – 200 – 200 – 100 ...
Page 34
... Pb-free soldering according to IPC/JEDEC J-STD-020). For further information on alternative packages, please visit our website: http://www.infineon.com/packages Data Sheet B 0.1 B Seating Plane B 24x TLE7238GS Package Outlines 0.35 x 45˚ 3.9 ±0.1 8˚ MAX. 0˚...8˚ 6 ±0.2 0.2 ...
Page 35
... For further information you may contact Data Sheet D1 C1 VDD VBB OUT0 OUT1 OUT2 OUT3 IN1 IN2 LHI SCLK SI SO OUT6 OUT7 SUB GND Cooling area http://www.infineon.com/ 35 TLE7238GS Application Information Vbat Lowside Loads D3 Highside Loads Application_LGS.emf VBB pin (40 V). Rev. 1.0, 2008-10-30 ...
Page 36
... Revision History Revision Date Changes Rev. 1.0 2008-10-30 released Datasheet Data Sheet 36 TLE7238GS Revision History Rev. 1.0, 2008-10-30 ...
Page 37
... Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life ...