TLE7236G Infineon Technologies, TLE7236G Datasheet

no-image

TLE7236G

Manufacturer Part Number
TLE7236G
Description
IC DRIVER SPI 8CH HS/LS DSO-20
Manufacturer
Infineon Technologies
Type
High Side/Low Side Driverr
Datasheet

Specifications of TLE7236G

Input Type
SPI
Number Of Outputs
8
On-state Resistance
850 mOhm
Current - Peak Output
1A
Voltage - Supply
9 V ~ 28 V
Operating Temperature
-40°C ~ 150°C
Mounting Type
Surface Mount
Package / Case
DSO-20
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Output / Channel
-
Other names
SP000297866

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TLE7236G
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
D a t a S h e e t , R e v . 1 . 0 , O c t o b e r 2 0 0 8
S P I D E R - T L E 7 2 3 6 G
8 C h a n n e l H i g h - S i d e a n d L o w - S i d e R e l a y S w i t c h
w i t h L i m p H o m e M o d e a n d C r a n k i n g
A u t o m o t i v e P o w e r

Related parts for TLE7236G

TLE7236G Summary of contents

Page 1

...

Page 2

... Serial Peripheral Interface (SPI 9.1 SPI Signal Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 9.2 Daisy Chain Capability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 9.3 SPI Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 9.4 Register Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 9.5 Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 9.6 Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 10 Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 11 Application Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 12 Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Data Sheet 2 TLE7236G Table of Contents Rev. 1.0, 2008-10-30 ...

Page 3

... A serial peripheral interface (SPI) is utilized for control and diagnosis of the device and the load. For direct control, there are two input pins available. The TLE7236G provides a micro controller fail-safe function which is activated via a high signal at the limp home input pin. There is a power supply integrated in the device to ensure this functionality even without digital supply voltage ...

Page 4

... Suitable to switch 5 V power supply lines by auto configuring channels Data Sheet V 4.0 … 3.0 … 5 DS(ON) 0.85 Ω 1.6 Ω 0.85 Ω 0.85 Ω I L(nom, min) 280 mA 140 mA I 500 mA DS(OVL, min µA DS(OFF, max DS(CL, min) V -16 V bb(CL, max MHz SCLK(max) 4 TLE7236G Overview Rev. 1.0, 2008-10-30 ...

Page 5

... This is realized by an integrated power supply, especially designed to fulfill cranking mode requirements (Vbb = 4 V) independent from digital power supply ( supply is available. Furthermore, the TLE7236G is equipped with two input pins that can be individually routed to the output control of each channel thus offering complete flexibility in design and PCB-layout. The input multiplexer is controlled via SPI. ...

Page 6

... TLE7236G Block Diagram VBB OUT0 OUT1 OUT2 OUT3 OUT6 OUT7 GND Overview_6.emf Rev. 1.0, 2008-10-30 ...

Page 7

... SI SI OUT6 OUT7 GND GND 7 V bat I V OUT_S0 DS0 V V OUT_S1 DS1 OUT_S2 DS2 OUT_S3 DS3 OUT_D4 OUT_S4 DS4 D4 V OUT_D5 OUT_S5 DS5 D5 V OUT_D6 OUT_D7 DS6 Terms_6.emf high-side configuration. OUT_S Rev. 1.0, 2008-10-30 TLE7236G Block Diagram specification equivalent Out ...

Page 8

... Source of auto configuring power transistor 4 Drain of auto configuring power transistor 5 Source of auto configuring power transistor 5 Drain of low side power transistor channel 6 Drain of low side power transistor channel 7 Limp home activation input pin (pull down) 8 TLE7236G Pin Configuration P-DSO20-45.emf Rev. 1.0, 2008-10-30 ...

Page 9

... Pin Symbol I/O 5 IN1 I 6 IN2 I SPI SCLK Data Sheet Function Input multiplexer input 1 pin (pull down) Input multiplexer input 2 pin (pull down) SPI Chip select (pull up) Serial clock Serial data in Serial data out 9 TLE7236G Pin Configuration Rev. 1.0, 2008-10-30 ...

Page 10

... V – -16 – Out_S V – 41 Out_D E AS – 65 – – 18 – – 50 – TLE7236G Electrical Characteristics Unit Test Conditions V -16V max. 2 minutes V – V – A – V – V – V – 105 °C j( 0. 150 °C j( 0.250 A D( 105 °C ...

Page 11

... ESD ( < < pulse pulse Symbol Limit Values Min. Max bb(nom bb(ext), bb(ext),low T -40 150 j 11 TLE7236G Electrical Characteristics Unit Test Conditions 105 °C j( 0.180 A D( 105 °C j( 0.180 – 0.3 V °C – °C – HBM Unit Conditions V – ...

Page 12

... Limit Values Min. Typ. Max. R – – 25 thJC,back R – – 30 thJC,top R – – 23 thJPin R – 80 – thJA,min R – 65 – thJA,300 R – 60 – thJA,600 R – 52 – thJA,2s2p 12 TLE7236G Electrical Characteristics Unit Conditions 2) K/W 2) K/W 2) K/W 3) K/W 4) K/W 5) K Rev. 1.0, 2008-10-30 ...

Page 13

... GND is recommended (especially in case of EMI). DD 5.1 Operation Modes There is a limp home functionality implemented in the TLE7236G, which is activated via pin LHI. Please refer to Section 5.2 for details. The device provides a sleep mode (stand by) to minimize current consumption, which also resets the register banks ...

Page 14

... Limp Home Mode: In limp home mode, the SPI write-registers are reset. The SPI interface is operating normally, so the limp home bit LHI as well as the diagnosis flags can be read, but no command is accepted until the device leaves the Limp home operation. Data Sheet 14 TLE7236G Power Supply Rev. 1.0, 2008-10-30 ...

Page 15

... DD(PO) I – – 0 DD(Sleep) – – 20 – – 20 – – – – 200 wu(Sleep) t – – 1 bb(UVR) t – – 1 DD(UVR 13 TLE7236G Power Supply Unit Test Conditions Ω < 1 all diagnosis off V µ LHI AWK ° ° 150 °C ...

Page 16

... MOSFET transistors. The gates of the high-side switches are controlled by charge pumps. 6.1 Input Circuit There are two input pins available at TLE7236G, which can be configured to be used for control of the output stages. The INXn parameter of the input configuration register provide following possibilities: • ...

Page 17

... high side channel V DS(CL) V S(CL) GND Figure 5 Output Clamp Implementation Maximum Load Inductance During demagnetization of inductive loads, energy has to be dissipated in the TLE7236G. This energy can be calculated with following equations  – bb D(CL ⋅ ------------------------------- - ln ⋅  1 ...

Page 18

... In input mode, a high signal at the input pin is equivalent to a SPI ON command and a low signal to SPI OFF command respectively. Please refer to Data Sheet t t and are designed equally. ON OFF t OFF Section 9.3 for details on SPI protocol. 18 TLE7236G Power Stages t t SwitchOn .emf Rev. 1.0, 2008-10-30 ...

Page 19

... V – – – V – – 0.6 V – – 5.5 V – 1) 0.1 – V µA V – – µ µ resistive load I – 100 = 250 – 100 = 120 – 100 = 250 mA DS Rev. 1.0, 2008-10-30 TLE7236G Power Stages R thja ...

Page 20

... Channel n is switched by input 2 11 Channel n is switched -40 °C to +150 °C j Limit Values Unit Test Conditions typ. max. µ 13 resistive load I – 100 = 250 – 100 = 120 – 100 = 250 INX0 rw 1 INX2 rw 1 INX4 rw 1 INX6 rw Rev. 1.0, 2008-10-30 TLE7236G Power Stages ...

Page 21

... Data Sheet 21 TLE7236G Power Stages Rev. 1.0, 2008-10-30 ...

Page 22

... Reverse Polarity Protection There is a reverse polarity protection implemented in the TLE7236G. This protection has to be divided into two parts. First the protection of the control circuits and second in the protection of the power transistors. The control circuits are reverse polarity protected by protective measures in the ground connection. In case of reverse polarity, there is no current flow through the control circuits ...

Page 23

... Thermal shut down temperature 1) Not subject to production test, specified by design Data Sheet T = -40 °C to +150 ° ° Symbol min. I 0.5 Out(OVL) I 0.22 Out(OVL) t OFF(OVL) T 150 j(SC) 23 Protection Functions Limit Values Unit Test Conditions typ. max. 1.0 A 0.5 A µ °C 170 Rev. 1.0, 2008-10-30 TLE7236G ...

Page 24

... Diagnostic Features The SPI of TLE7236G provides diagnosis information about the device and about the load. The diagnosis information of the protective functions of channel n is latched in the diagnosis flags Dn cleared by the SPI command CMD.CPL = 1. The CPL command clears itself with the next valid SPI communication frame. ...

Page 25

... I 50 L(DC0.. D(OL4, L(DCHS L(DCLS) V D(OL6, L(DC6,7) Chapter 7) I 0.5 L(OVL) I 0.22 L(OVL) t – OFF(OVL) 25 TLE7236G Diagnostic Features Uni Test Conditions t typ. max. µs – 250 – 1) – 3.9 V µA – 300 measured at threshold 1) – 2.2 V µA – 300 measured at threshold µ ...

Page 26

... Open load at OFF-state occurred 110 STB RST r/w r/w Description please refer to Section 7 for description please refer to Section 5.3 for description please refer to Section 5 for description please refer to Section 5 for description 26 TLE7236G Diagnostic Features CPL r/w Rev. 1.0, 2008-10-30 ...

Page 27

... DCCR1 3 DCEN7 r/w Field Bits Type DCENn r Data Sheet 100 DCEN2 DCEN1 r/w r/w 101 DCEN6 DCEN5 r/w r/w Description Diagnosis Current Enable Channel n 0 Diagnosis current disabled 1 Diagnosis current enabled 27 TLE7236G Diagnostic Features 0 DCEN0 r/w 0 DCEN5 r/w Rev. 1.0, 2008-10-30 ...

Page 28

... SPI Signal Description CS - Chip Select: The system micro controller selects the TLE7236G by means of the CS pin. Whenever the pin is in low state, data transfer can take place. When high state, any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state. ...

Page 29

... Daisy Chain Capability The SPI of TLE7236G provides daisy chain capability. In this configuration several devices are activated by the same CS signal MCS. The SI line of one device is connected with the SO line of another device (see which builds a chain. The ends of the chain are connected with the output and input of the master device, MO and MI respectively ...

Page 30

... SPI Protocol The control and diagnosis function of the TLE7236G is based on two register banks which are accessed via following SPI protocol. The control register bank contains eight registers (with 4 bit each) addressed bit pointer. The diagnosis register bank contains four registers (with 4 bit each) addressed bit pointer. An additional indication bit is available to differentiate between standard diagnosis information and data read from a register bank ...

Page 31

... STB RST – – – V power-on, STB-command and RST-command bb 31 Serial Peripheral Interface (SPI default INX0 0 H INX2 0 H INX4 0 H INX6 0 H DCEN0 0 H DCEN4 CPL 0 H – Rev. 1.0, 2008-10-30 TLE7236G type r/w r/w r/w r/w r/w r/w w – ...

Page 32

... Timing Diagram Data Sheet 3 OL1 B OL3 B OL5 B OL7 B t SCLK( SCLK(H) SCLK( SI(su) SI(h) t SO(v) 32 Serial Peripheral Interface (SPI OL0 D3 OL2 D5 OL4 D7 OL6 t t CS(lag) CS(td) t SO(dis) SPI Timing.emf Rev. 1.0, 2008-10-30 TLE7236G 0.7V cc 0.2V cc 0.7V cc 0.2V cc 0.7V cc 0.2V cc 0.7V cc 0.2V cc ...

Page 33

... DD V – V – µ µA – – 0. µA – – SCLK 1) µ SCLK I – 0 – – 10 µ – 5 MHz – – – ns – 1) – – – – – – – – – – – – – – ns Rev. 1.0, 2008-10-30 TLE7236G 0. ...

Page 34

... Not subject to production test, specified by design. Data Sheet 5.5V 16V, BAT ° Symbol Limit Values min. t – SO(en) t – SO(dis) t – SO(v) 34 Serial Peripheral Interface (SPI -40 °C to +150 °C j Unit Test Conditions typ. max. C – 200 – 200 – 100 Rev. 1.0, 2008-10-30 TLE7236G ...

Page 35

... For further information on alternative packages, please visit our website: http://www.infineon.com/packages Data Sheet 8˚ 8˚ 20x 0.1 Seating Plane +0.15 2) 0.2 20x -0 TLE7236G Package Outlines 0.35 x 45˚ 1) 7.6 -0.2 8˚ 8˚ +0.8 0.4 10.3 ±0.3 GPS05094 Dimensions in mm Rev. 1.0, 2008-10-30 ...

Page 36

... For further information you may contact Data Sheet D1 C1 Lowside Loads VDD VBB OUT0 C2 V OUT1 DD OUT2 OUT3 PWM IN1 PWM IN2 LHO LHI SCLK SPI OUT6 OUT7 GND http://www.infineon.com/ 36 TLE7236G Application Information Vbat D3 Highside Loads Application _LG.emf VBB pin (40 V). Rev. 1.0, 2008-10-30 ...

Page 37

... Revision History Revision Date Changes Rev. 1.0 2008-10-30 released Datasheet Data Sheet 37 TLE7236G Revision History Rev. 1.0, 2008-10-30 ...

Page 38

... Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life ...

Related keywords