TLE7209-2R Infineon Technologies, TLE7209-2R Datasheet
TLE7209-2R
Specifications of TLE7209-2R
SP000294312
TLE72092RNT
TLE72092RT
TLE72092RXT
Available stocks
Related parts for TLE7209-2R
TLE7209-2R Summary of contents
Page 1
A H-Bridge for DC-Motor Applications Final Datasheet 1 Overview 1.1 Features • Operating supply voltage • Typical = 150 mΩ for each output transistor DSon (at 25 °C) • Continuous DC load current ...
Page 2
Pin Configuration GND SCK/SF IN1 OUT1 OUT1 SDO SDI GND Figure 1 Pinout TLE 7209-2R Table 1 Pin Definitions and Functions Pin. No. Symbol 1 GND 2 SCK/SF 3 IN1 ...
Page 3
Table 1 Pin Definitions and Functions (cont’d) Pin. No. Symbol 12 DMS 13 EN 14, 15 OUT2 17 CSN 18 DIS 19 IN2 20 GND Final Datasheet Function Diagnostic-Mode selection (+ Supply voltage for SPI-Interface) Enable Output 2; connect pins ...
Page 4
Block Diagram DMS Charge Bias EN DIS CSN SDI SPI SDO SCK/SF IN1 IN2 Under Voltage Figure 2 Block Diagram TLE 7209-2R Final Datasheet Pump Fault- Detect Driver 8 Bit Logic & and Latch Gate- Control ...
Page 5
Circuit Description 2.1 Control Inputs The bridge is controlled by the Inputs IN1, IN2, DIS and EN as shown in Table 2. The outputs OUT1 and OUT2 are set to High or Low by the parallel inputs IN1 and ...
Page 6
Power Stages Four n-channel power-DMOS transistors build up the output H-bridge. Integrated circuits protect the outputs against over current and over-temperature if there is a short-circuit to ground, to the supply voltage or across the load. Positive and negative ...
Page 7
Temperature-depending Current Reduction For T < T < T the ILR 2.5 A ± 1 shown in Figure 6. 2.5A Figure 4 Temperature dependent current reduction 2.3 Protection ...
Page 8
I OUK time Figure 5 Short to Vs detection. Left: normal operation. Right: short circuit is detected 2.3.3 Short circuit across the load If short circuit messages from high- and low-side switch occur simultaneously within a ...
Page 9
Status-Flag (SF) Mode (DMS = GND) 2.4.1.1 SF output In SF-mode, pin 2 is used as an open-drain output status-flag. The pin has to be pulled to the logic supply voltage with a pull-up resistor, 47 kOhm recommended. In ...
Page 10
The first two bits of an instruction may be used to establish an extended device- addressing. This gives the opportunity to operate Slave-devices sharing one common CSN signal from the Master-Unit (see Figure ...
Page 11
Because only read access is used in the TLE 7209-2R, the SDI data-bits (2nd byte) are not used 7. Invalid instruction/access: An instruction is invalid if an unused instruction code is detected (see tables with SPI instructions). In case ...
Page 12
SDO remains tristated after CSN active CSN SCK 7 6 SDI 7 6 SDO Z SDO remains tristated after CSN active CSN SCK 7 6 SDI 7 6 SDO Figure 7 Bus-arbitration by chip-address Final Datasheet Address sent by Correct ...
Page 13
SPI-Communication The 16 input bits consist of the SPI-instruction byte and a second, unused byte. The 16 output bits consist of the verification-byte and the data-byte (see also Figure 8). The definition of these bytes is given in the ...
Page 14
Table 5 SPI Instruction-Bytes Encoding SPI Instruction Encoding bit 7,6 CPAD1,0 RD_IDENT 00 RD_VERSION 00 RD_DIA 00 00 – all others – 2.4.2.5 Verification Byte Table 6 Verification Byte Format MSB Table 7 Verification ...
Page 15
Data-byte: Diagnostics/Encoding of Failures (Register DIA_REG, SPI Instruction RD_DIA) ) Table 8 DIA_REG Format MSB EN/DIS OT CurrRed CurrLim Table 9 DIA_REG Description Default value after reset is FF Bit Name Description 0 DIA 10 Diagnosis-Bit1 ...
Page 16
Table 10 Encoding of the Diagnostic Bits of OUT1 and OUT2 DIA21 DIA20 DIA11 DIA10 Description ...
Page 17
Data-byte: Device Identifier and Version (SPI instructions RD_IDENT and RD_VERSION) The IC‘s identifier (device ID) and version number are used for production test purposes and features plug & play functionality depending on the systems software release. The two numbers ...
Page 18
Open-Load Diagnosis Open-load diagnostic in OFF-state is only possible in the SPI-mode (DMS = the device is Disabled ( DIS = H). The detection mechanism is depicted in Figure 9. The according diagnostic ...
Page 19
Electrical Characteristics 3.1 Absolute Maximum Ratings Pos. Parameter 3.1.1 Junction temperature 3.1.2 Storage temperature 3.1.3 Ambient temperature 3.1.4 Supply voltage 3.1.5 Voltage at logic inputs IN1, IN2, DIS, EN, SDI, SCK/SF 3.1.6 Voltage at logic input CSN 3.1.7 Voltage ...
Page 20
Operating Range Pos. Parameter 3.2.1 Supply Voltage 3.2.2 DMS Supply Voltage 3.2.3 PWM frequency 3.2.4 Junction Temperature Note: In the operating range, the circuit functionality as described in the circuit description is fulfilled. 3.3 Thermal Resistance 3.3.1 Junction-case 3.3.2 ...
Page 21
Electrical Characteristics (cont’d) < 28V; – 40 °C < < Pos. Parameter Logic Inputs IN1, IN2, DIS, EN 3.4.3 Input “high” 3.4.4 Input “low” 3.4.5 Input hysteresis 3.4.6 pull-up current IN1, IN2, DIS 3.4.7 ...
Page 22
Electrical Characteristics (cont’d) < 28V; – 40 °C < < Pos. Parameter 3.4.16 Leakage current 3.4.17 Free-wheel diode forward voltage 3.4.18 Free-wheel diode reverse recovery time Output Status-flag, Open Drain Output DMS < 0.8 ...
Page 23
Electrical Characteristics (cont’d) < 28V; – 40 °C < < Pos. Parameter Input SCK, SPI Clock Input 3.4.28 Low Level 3.4.29 High Level 3.4.30 Hysteresis 3.4.31 Input Capacity 3.4.32 Input Current Input CSN, Chip ...
Page 24
Electrical Characteristics (cont’d) < 28V; – 40 °C < < Pos. Parameter Output SDO Tristate Output of the TLE 7209-2R (SPI output); 3.4.43 Low Level 3.4.44 High Level 3.4.45 Capacity 3.4.46 Leakage Current Note: ...
Page 25
Electrical Characteristics (cont’d) < 28V; – 40 °C < < Pos. Parameter SPI Timing (see Figure 13) 3.4.54 Cycle-Time (1) 3.4.55 Enable Lead Time 3.4.56 Enable Lag Time 3.4.57 Data Valid 3.4.58 Data Setup ...
Page 26
Timing Diagrams V 5 INx 0 OUTx t don Figure 10 Output Delay Time--Depicted for Low-Side FETs V 5 DIS / EN 0 OUTx t ddis Figure 11 Disable Delay Time Final Datasheet 50% 80% 50% Z 20% 26 ...
Page 27
RISE OUTx 20% Figure 12 Output Switching Time CSN 2 11 SCK SDO 5 SDI MSB Figure 13 SPI-timing Final Datasheet 80 tristate Bit (n-3) Bit (n-4)...1 6 Bit (n-4)...1 Bit (n-2) ...
Page 28
Application 100µF 100nF Vcc V-Reg from Watchdog or fail-safe Controller Figure 14 Application Example with SPI-Interface 100µF 100nF Vcc V-Reg µC from Watchdog or fail-safe Controller Figure 15 Application Example with Status-Flag Final Datasheet DMS 100nF ...
Page 29
Reverse polarity protection via main relay ignition switch battery Figure 16 Application Examples for Over-Voltage- and Reverse-Voltage Protection Final Datasheet main 100nF 100µF relay 29 TLE 7209-2R Application V TLE 7209-2R S V1.3, 2005-jan-11 ...
Page 30
Package Outlines P-DSO-20-12 (Plastic Dual Small Outline Package) 1.2 -0.3 1.27 +0.13 0.4 20 Index Marking 45˚ 1) Does not include plastic or metal protrusion of 0.15 max. per side Sorts of Packing Package outlines for ...
Page 31
Revision History TLE 7209-2R Previous Version: Section Subjects (major changes since last revision) 3.4.31 SCK input capacity max limit changed from 3.4.36 CSN input capacity max limit changed from 3.4.41 SDI ...
Page 32
... Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body support and/or maintain and sustain and/or protect human life ...