COP8SG-EPU National Semiconductor, COP8SG-EPU Datasheet - Page 31

• Manufacturer Part Number: COP8SG-EPU
• Description: BOARD PROTOTYPE/TARGET COP8
• Manufacturer: National Semiconductor
• Type: MCUr

Specifications of COP8SG-EPU

• Contents: *
• For Use With/related Products: Cop 8
• For Use With: COP8SG-EPU - BOARD PROTOTYPE/TARGET COP8
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Comparators
Only Comparator 1 is available on the CS series.
A Comparator Select Register (CMPSL) is used to enable
the comparators, read the outputs of the comparators inter-
nally, and enable the outputs of the comparators to the pins.
Two control bits (enable and output enable) and one result
CMPSL REGISTER (ADDRESS X’00B7)
The CMPSL register contains the following bits:
Reserved These bits are reserved and must be zero
CMP20E
CMP2RD Comparator 2 result (this is a read only bit, which
CMP2EN Enable comparator 2
CMP10E
CMP1RD Comparator 1 result (this is a read only bit, which
CMP1EN Enable comparator 1
Note: For compatibility with existing code and with existing Mask ROMMed
I2 Comparator1 positive input
I1 Comparator1 negative input
Reserved
devices the bits of the CMPSL register will take precedence over the
associated Port F configuration and data output bits.
Bit 7
Selects pin I6 as comparator 2 output provided
that CMP2EN is set to enable the comparator
will read as 0 if the comparator is not enabled)
Selects pin I3 as comparator 1 output provided
that CMPIEN is set to enable the comparator
will read as 0 if the comparator is not enabled)
CMP20E
(Continued)
CMP2RD
FIGURE 16. Interrupt Block Diagram
CMP2EN
31
CMP10E
bit are associated with each comparator. The comparator re-
sult bits (CMP1RD and CMP2RD) are read only bits which
will read as zero if the associated comparator is not enabled.
The Comparator Select Register is cleared with reset, result-
ing in the comparators being disabled. The comparators
should also be disabled before entering either the HALT or
IDLE modes in order to save power. The configuration of the
CMPSL register is as follows:
Interrupts
INTRODUCTION
Each device supports thirteen vectored interrupts. Interrupt
sources include Timer 0, Timer 1, Timer 2, Timer 3, Port L
Wakeup, Software Trap, MICROWIRE/PLUS, and External
Input.
All interrupts force a branch to location 00FF Hex in program
memory. The VIS instruction may be used to vector to the
appropriate service routine from location 00FF Hex.
The Software trap has the highest priority while the default
VIS has the lowest priority.
Each of the 13 maskable inputs has a fixed arbitration rank-
ing and vector.
Figure 16 shows the Interrupt Block Diagram.
CMP1RD
CMP1EN
DS012829-42
Reserved
www.national.com
Bit 0