MPC8544COMEDEV Freescale Semiconductor, MPC8544COMEDEV Datasheet - Page 19

no-image

MPC8544COMEDEV

Manufacturer Part Number
MPC8544COMEDEV
Description
KIT DEV EXPRESS MPC8544COM
Manufacturer
Freescale Semiconductor
Type
MPUr
Datasheets

Specifications of MPC8544COMEDEV

Contents
Board
For Use With/related Products
MPC8544
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Table 16
Table 17
Figure 3
Freescale Semiconductor
At recommended operating conditions.
At recommended operating conditions.
AC input low voltage
AC input high voltage
Controller skew for MDQS—MDQ/MECC/MDM
Notes:
1. t
2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t
3. Maximum DDR1 frequency is 400 MHz.
will be captured with MDQS[n]. This should be subtracted from the total timing budget.
determined by the following equation: t
absolute value of t
CISKEW
shows the DDR SDRAM input timing diagram.
provides the input AC timing specifications for the DDR SDRAM when GV
provides the input AC timing specifications for the DDR SDRAM interface.
represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that
MDQS[n]
MDQ[x]
MCK[n]
MCK[n]
Parameter
MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5
Table 16. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface
CISKEW
Parameter
. See
Table 17. DDR SDRAM Input AC Timing Specifications
Figure 3. DDR SDRAM Input Timing Diagram (t
Figure
3.
t
DISKEW
MCK
t
DISKEW
533 MHz
400 MHz
333 MHz
= ± (T/4 – abs(t
Symbol
V
V
IH
IL
D0
Symbol
t
CISKEW
CISKEW
MV
D1
t
DISKEW
REF
)), where T is the clock period and abs(t
Min
+ 0.31
–300
–365
–390
Min
DISKEW
MV
REF
Max
Max
)
300
365
390
– 0.31
DISKEW
DD
DDR and DDR2 SDRAM
. This can be
(typ) = 2.5 V.
Unit
Unit
ps
V
V
CISKEW
Notes
Notes
) is the
1, 2
3
19

Related parts for MPC8544COMEDEV