PXAS30KBA,512 NXP Semiconductors, PXAS30KBA,512 Datasheet - Page 48
![IC XA MCU 16BIT 32K OTP 68-PLCC](/photos/6/98/69865/68-plcc_sot188-3_pkg_sml.jpg)
PXAS30KBA,512
Manufacturer Part Number
PXAS30KBA,512
Description
IC XA MCU 16BIT 32K OTP 68-PLCC
Manufacturer
NXP Semiconductors
Series
XAr
Datasheet
1.PXAS30KBA512.pdf
(52 pages)
Specifications of PXAS30KBA,512
Core Processor
XA
Core Size
16-Bit
Speed
30MHz
Connectivity
EBI/EMI, I²C, UART/USART
Peripherals
PWM, WDT
Number Of I /o
50
Program Memory Type
ROMless
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
68-PLCC
Processor Series
PXAS3x
Core
80C51
Data Bus Width
16 bit
Data Ram Size
1 KB
Interface Type
I2C, UART
Maximum Clock Frequency
30 MHz
Number Of Programmable I/os
50
Number Of Timers
3
Operating Supply Voltage
2.7 V to 5.5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
On-chip Adc
8 bit, 8 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Details
Other names
568-1099-5
935262383512
PXAS30KBA
935262383512
PXAS30KBA
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PXAS30KBA,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
1. P – programmed. U – unprogrammed.
2. Any other combination of the security bits is not defined.
Philips Semiconductors
EPROM CHARACTERISTICS
The XA-S3 is programmed by using a modified Improved
Quick-Pulse Programming
the same as that used by 80C51 family EPROM parts. However
different pins are used for many programming functions.
The XA-S3 contains three signature bytes that can be read and
used by an EPROM programming system to identify the device. The
signature bytes identify the device as an XA-S3 manufactured by
Philips.
Table 6. Program Security Bits
NOTES:
ROM CODE SUBMISSION
When submitting ROM code for the XA-S3, the following must be specified:
1. 32k byte user ROM data
2. ROM security bits.
2000 Dec 01
Trademark phrase of Intel Corporation.
XA 16-bit microcontroller
32 K/1 K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage (2.7 V–5.5 V),
I
ADDRESS
0000H to 7FFFH
8020H
8020H
8020H
2
1
2
3
4
C, 2 UARTs, 16 MB address range
PROGRAM LOCK BITS
SB1
U
P
P
P
SB2
U
U
P
P
algorithm. This algorithm is essentially
SB3
U
U
U
P
CONTENT
DATA
SEC
SEC
SEC
PROTECTION DESCRIPTION
No Program Security features enabled.
MOVC instructions executed from external program memory are disabled from fetching code bytes
from internal memory and further programming of the EPROM is disabled.
Same as 2, also verify is disabled.
Same as 3, external execution is disabled. Internal data RAM is not accessible.
48
BIT(S)
7:0
0
1
3
Security Bits
With none of the security bits programmed the code in the program
memory can be verified. When only security bit 1 is programmed,
MOVC instructions executed from external program memory are
disabled from fetching code bytes from the internal memory. All
further programming of the EPROM is disabled. When security bits
1 and 2 are programmed, in addition to the above, verify mode is
disabled. When all three security bits are programmed, all of the
conditions above apply and all external program memory execution
is disabled. (See Table 6.)
COMMENT
User ROM Data
ROM Security Bit 1
ROM Security Bit 2
0 = enable security
1 = disable security
ROM Security Bit 3
0 = enable security
1 = disable security
Preliminary specification
XA-S3