PIC16F882-I/SP Microchip Technology, PIC16F882-I/SP Datasheet - Page 282

• Manufacturer Part Number: PIC16F882-I/SP
• Description: IC PIC MCU FLASH 2KX14 28DIP
• Manufacturer: Microchip Technology
• Series: PIC® 16Fr

Specifications of PIC16F882-I/SP

• Program Memory Type: FLASH
• Program Memory Size: 3.5KB (2K x 14)
• Package / Case: 28-DIP (0.300", 7.62mm)
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 24
• Eeprom Size: 128 x 8
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 5.5 V
• Data Converters: A/D 11x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC16F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 128 B
• Interface Type: EUSART/MSSP
• Maximum Clock Frequency: 20 MHz
• Number Of Programmable I/os: 28
• Number Of Timers: 3
• Maximum Operating Temperature: + 85 C
• Mounting Style: Through Hole
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM164120-3
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 11-ch x 10-bit
• A/d Bit Size: 10 bit
• A/d Channels Available: 11
• Height: 3.3 mm
• Length: 34.67 mm
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 2 V
• Width: 7.24 mm
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: DVA18XP280 - DEVICE ADAPTER 18F2220 PDIP 28LD
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

PIC16F882/883/884/886/887
Reset................................................................................. 208
Revision History ................................................................ 273
S
SCK................................................................................... 179
SDI .................................................................................... 179
SDO .................................................................................. 179
Serial Clock, SCK.............................................................. 179
Serial Data In, SDI ............................................................ 179
Serial Data Out, SDO........................................................ 179
Serial Peripheral Interface. See SPI
Shoot-through Current ...................................................... 143
Slave Mode General Call Address Sequence................... 188
Slave Select Synchronization............................................ 182
Slave Select, SS ............................................................... 179
Sleep ................................................................................. 222
Software Simulator (MPLAB SIM)..................................... 236
SPBRG.............................................................................. 161
SPBRGH ........................................................................... 161
Special Event Trigger........................................................ 102
Special Function Registers ................................................. 22
SPI
SPI Bus Modes ................................................................. 184
SPI Mode
SPI Module
SRCON Register................................................................. 93
SS ..................................................................................... 179
SSP
SSPCON Register............................................................. 177
SSPCON2 Register........................................................... 178
SSPMSK Register............................................................. 204
SSPOV.............................................................................. 194
DS41291C-page 280
STATUS ...................................................................... 29
T1CON ........................................................................ 79
T2CON ........................................................................ 82
TRISA (Tri-State PORTA) ........................................... 39
TRISB (Tri-State PORTB) ........................................... 48
TRISC (Tri-State PORTC) .......................................... 53
TRISD (Tri-State PORTD) .......................................... 57
TRISE (Tri-State PORTE) ........................................... 59
TXSTA (Transmit Status and Control) ...................... 158
VRCON (Voltage Reference Control) ......................... 97
WDTCON (Watchdog Timer Control)........................ 221
WPUB (Weak Pull-up PORTB) ................................... 49
Wake-up.................................................................... 222
Wake-up Using Interrupts ......................................... 222
Master Mode ............................................................. 181
Serial Clock ............................................................... 179
Serial Data In ............................................................ 179
Serial Data Out ......................................................... 179
Slave Select .............................................................. 179
SPI clock ................................................................... 181
SPI Mode .................................................................. 179
Associated Registers with SPI Operation ................. 184
Bus Mode Compatibility ............................................ 184
Effects of a Reset...................................................... 184
Enabling SPI I/O ....................................................... 180
Operation .................................................................. 179
Sleep Operation ........................................................ 184
Slave Mode ............................................................... 182
Slave Select Synchronization ................................... 182
Slave Synchronization Timing................................... 182
Slave Timing with CKE = 0 ....................................... 183
Slave Timing with CKE = 1 ....................................... 183
SSPBUF.................................................................... 181
SSPSR ...................................................................... 181
Preliminary
SSPOV Status Flag .......................................................... 194
SSPSTAT Register ........................................................... 176
STATUS Register ............................................................... 29
T
T1CON Register ................................................................. 79
T2CON Register ................................................................. 82
Thermal Considerations.................................................... 247
Time-out Sequence .......................................................... 211
Timer0................................................................................. 73
Timer1................................................................................. 76
Timer2
Timers
Timing Diagrams
R/W Bit ..................................................................... 186
Associated Registers .................................................. 75
External Clock............................................................. 74
Interrupt ...................................................................... 75
Operation .............................................................. 73, 76
Specifications ........................................................... 254
T0CKI ......................................................................... 74
Associated Registers .................................................. 80
Asynchronous Counter Mode ..................................... 77
Interrupt ...................................................................... 78
Modes of Operation .................................................... 76
Operation During Sleep .............................................. 78
Oscillator..................................................................... 77
Prescaler .................................................................... 77
Specifications ........................................................... 254
Timer1 Gate
TMR1H Register ......................................................... 76
TMR1L Register.......................................................... 76
Associated Registers .................................................. 82
Timer1
Timer2
A/D Conversion......................................................... 259
A/D Conversion (Sleep Mode) .................................. 259
Acknowledge Sequence Timing ............................... 197
Asynchronous Reception.......................................... 156
Asynchronous Transmission..................................... 152
Asynchronous Transmission (Back to Back) ............ 152
Auto Wake-up Bit (WUE) During Normal Operation . 166
Auto Wake-up Bit (WUE) During Sleep .................... 167
Automatic Baud Rate Calibration.............................. 165
Baud Rate Generator with Clock Arbitration............. 191
BRG Reset Due to SDA Arbitration .......................... 201
Brown-out Reset (BOR)............................................ 252
Brown-out Reset Situations ...................................... 210
Bus Collision
Bus Collision During a Repeated Start
Bus Collision During a Repeated Start Condition
Bus Collision During a Start Condition (SCL = 0) ..... 201
Bus Collision During a Stop Condition...................... 203
Bus Collision for Transmit and Acknowledge ........... 199
CLKOUT and I/O ...................................................... 251
Clock Timing ............................................................. 249
Reading and Writing ........................................... 77
Inverting Gate ..................................................... 77
Selecting Source .......................................... 77, 91
SR Latch............................................................. 92
Synchronizing COUT w/Timer1 .......................... 91
T1CON ............................................................... 79
T2CON ............................................................... 82
Start Condition Timing ...................................... 200
Condition (Case 1)............................................ 202
(Case2)............................................................. 202
© 2006 Microchip Technology Inc.