ST72F321AR9TA STMicroelectronics, ST72F321AR9TA Datasheet - Page 126

• Manufacturer Part Number: ST72F321AR9TA
• Description: IC MCU 8BIT 60KB FLASH 64-TQFP
• Manufacturer: STMicroelectronics
• Series: ST7r

Specifications of ST72F321AR9TA

• Core Processor: ST7
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: I²C, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 48
• Program Memory Size: 60KB (60K x 8)
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 3.8 V ~ 5.5 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-TQFP, 64-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

ST72321Rx ST72321ARx ST72321Jx
I
I
Read / Write
Reset Value: 0000 0000 (00h)
7-bit Addressing Mode
Bit 7:1 = ADD[7:1] Interface address.
These bits define the I
face. They are not cleared when the interface is
disabled (PE=0).
Bit 0 = ADD0 Address direction bit.
This bit is don’t care, the interface acknowledges
either 0 or 1. It is not cleared when the interface is
disabled (PE=0).
Note: Address 01h is always ignored.
10-bit Addressing Mode
Bit 7:0 = ADD[7:0] Interface address.
These are the least significant bits of the I
address of the interface. They are not cleared
when the interface is disabled (PE=0).
126/193
2
2
ADD7 ADD6 ADD5 ADD4 ADD3 ADD2 ADD1 ADD0
C BUS INTERFACE (Cont’d)
C OWN ADDRESS REGISTER (OAR1)
7
2
C bus address of the inter-
2
C bus
0
I
Read / Write
Reset Value: 0100 0000 (40h)
Bit 7:6 = FR[1:0] Frequency bits.
These bits are set by software only when the inter-
face is disabled (PE=0). To configure the interface
to I
sponding to the microcontroller frequency F
Bit 5:3 = Reserved
Bit 2:1 = ADD[9:8] Interface address.
These are the most significant bits of the I
address of the interface (10-bit mode only). They
are not cleared when the interface is disabled
(PE=0).
Bit 0 = Reserved.
2
FR1
C OWN ADDRESS REGISTER (OAR2)
7
2
C specified delays select the value corre-
FR0
6 to 8 MHz
< 6 MHz
f
CPU
0
0
0
FR1
0
0
ADD9 ADD8
FR0
2
CPU
0
1
C bus
0
0
.