PIC16C770-E/SO Microchip Technology, PIC16C770-E/SO Datasheet - Page 94

• Manufacturer Part Number: PIC16C770-E/SO
• Description: IC MCU OTP 2KX14 A/D PWM 20SOIC
• Manufacturer: Microchip Technology
• Series: PIC® 16Cr

Specifications of PIC16C770-E/SO

• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: I²C, SPI
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 15
• Program Memory Size: 3.5KB (2K x 14)
• Program Memory Type: OTP
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 4 V ~ 5.5 V
• Data Converters: A/D 6x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 20-SOIC (7.5mm Width)
• For Use With: AC164028 - MODULE SKT PROMATEII 20SOIC/DIP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Other names: PIC16C770E/SO

PIC16C717/770/771
9.2.15
The master asserts a STOP condition on the SDA and
SCL pins at the end of a receive/transmit by setting the
Stop Sequence Enable bit PEN (SSPCON2<2>). At the
end of a receive/transmit plus Acknowledge, the SCL
line is held low immediately following the falling edge of
the ninth SCL pulse. When the PEN bit is set, the mas-
ter will assert the SDA line low. When the SDA line is
sampled low, the baud rate generator is loaded from
SSPADD<6:0> and counts down to 0. When the baud
rate generator times out, the SCL pin is brought high,
the BRG is reloaded and one T
tor rollover count) later, the SDA pin is de-asserted.
The SDA pin transition from low to high while SCL is
high is the STOP condition and causes the P bit (SSP-
STAT<4>) to be set. Following this the baud rage gen-
erator is reloaded with the contents of SSPADD<6:0>
and resumes its count. When the baud rate generator
FIGURE 9-21:
DS41120B-page 92
STOP CONDITION TIMING
SCL
SDA
Note: T
Write to SSPCON2
Falling edge of
9th clock
BRG
STOP CONDITION RECEIVE OR TRANSMIT MODE
NACK
= one baud rate generator period.
Set PEN
BRG
(baud rate genera-
SDA asserted low before rising edge of clock
to setup STOP condition.
T
T
BRG
BRG
Advance Information
T
SCL brought high after T
BRG
P bit (SSPSTAT<4>) is set
P
T
BRG
times out (T
the PEN bit is cleared and the SSPIF bit is set
(Figure 9-21).
Whenever the firmware decides to take control of the
bus, it should first determine if the bus is busy by check-
ing the S and P bits in the SSPSTAT register. When the
MSSP module detects a START or STOP condition the
SSPIF flag is set. If the bus is busy (S bit is set), then
the CPU can be configured to be interrupted when
when the bus is free by enabling the SSPIF interrupt to
detect the STOP bit.
9.2.15.1
If the user writes the SSPBUF when a STOP sequence
is in progress, then WCOL is set and the contents of the
buffer are unchanged (the write doesn’t occur).
PEN bit (SSPCON2<2>) is cleared by
hardware and the SSPIF bit is set
BRG
WCOL STATUS FLAG
BRG
) the STOP condition is complete and
2002 Microchip Technology Inc.