AT89S51-24PC Atmel, AT89S51-24PC Datasheet - Page 13

• Manufacturer Part Number: AT89S51-24PC
• Description: IC 8051 MCU 4K FLASH 40-DIP
• Manufacturer: Atmel
• Series: 89Sr

Specifications of AT89S51-24PC

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 24MHz
• Connectivity: UART/USART
• Peripherals: WDT
• Number Of I /o: 32
• Program Memory Size: 4KB (4K x 8)
• Program Memory Type: FLASH
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 4 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 40-DIP (0.600", 15.24mm)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Data Converters: -

12. Idle Mode
13. Power-down Mode
2487D–MICRO–6/08
Figure 11-2. External Clock Drive Configuration
In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The
mode is invoked by software. The content of the on-chip RAM and all the special function regis-
ters remain unchanged during this mode. The idle mode can be terminated by any enabled
interrupt or by a hardware reset.
Note that when idle mode is terminated by a hardware reset, the device normally resumes pro-
gram execution from where it left off, up to two machine cycles before the internal reset
algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but
access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a
port pin when idle mode is terminated by a reset, the instruction following the one that invokes
idle mode should not write to a port pin or to external memory.
In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down
is the last instruction executed. The on-chip RAM and Special Function Registers retain their
values until the Power-down mode is terminated. Exit from Power-down mode can be initiated
either by a hardware reset or by activation of an enabled external interrupt (INT0 or INT1). Reset
redefines the SFRs but does not change the on-chip RAM. The reset should not be activated
before V
the oscillator to restart and stabilize.
Table 13-1.
Mode
Idle
Idle
Power-down
Power-down
CC
is restored to its normal operating level and must be held active long enough to allow
Status of External Pins During Idle and Power-down Modes
Program Memory
Internal
External
Internal
External
OSCILLATOR
EXTERNAL
SIGNAL
ALE
NC
1
1
0
0
PSEN
1
1
0
0
XTAL2
XTAL1
GND
PORT0
Float
Float
Data
Data
PORT1
Data
Data
Data
Data
Address
PORT2
Data
Data
Data
AT89S51
PORT3
Data
Data
Data
Data
13