MC68HC908LJ12CFU Freescale Semiconductor, MC68HC908LJ12CFU Datasheet - Page 397

no-image

MC68HC908LJ12CFU

Manufacturer Part Number
MC68HC908LJ12CFU
Description
IC MCU 12K FLASH 8MHZ 64-QFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC68HC908LJ12CFU

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
IRSCI, SPI
Peripherals
LCD, LVD, POR, PWM
Number Of I /o
32
Program Memory Size
12KB (12K x 8)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 6x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908LJ12CFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908LJ12CFU
Manufacturer:
MOT
Quantity:
80
Part Number:
MC68HC908LJ12CFU
Manufacturer:
FRE/MOT
Quantity:
20 000
Part Number:
MC68HC908LJ12CFUE
Manufacturer:
FREESCALE
Quantity:
5 588
23.8 5.0V Control Timing
23.9 3.3V Control Timing
MC68HC908LJ12
Freescale Semiconductor
Notes:
Notes:
Notes:
Internal operating frequency
RST input pulse width low
Internal operating frequency
RST input pulse width low
1. V
2. Typical values reflect average measurements at midpoint of voltage range, 25 °C only.
3. Run (operating) I
4. Wait I
5. The 8kHz clock is from a 32kHz clock input at OSC1, for the driving the RTC.
6. LCD driver configured for high current mode.
7. Maximum is highest voltage that POR is guaranteed.
8. If minimum V
9. R
1. V
2. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this
3. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.
1. V
2. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this
3. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.
100 pF on all outputs. C
all outputs. C
V
information.
information.
DD
SS
SS
DD
PU1
= 0 Vdc; timing shown with respect to 20% V
= 0 Vdc; timing shown with respect to 20% V
= 3.0 to 3.6 Vdc, V
is reached.
and R
DD
measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less than 100 pF on
PU2
DD
L
= 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects wait I
are measured at V
is not reached before the internal POR reset is released,
DD
Rev. 2.1
measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less than
Characteristic
Characteristic
SS
L
= 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run I
(3)
(3)
= 0 Vdc, T
(2)
(2)
DD
A
Table 23-6. 5.0V Control Timing
Table 23-7. 3.3V Control Timing
= 3.3V.
= T
(1)
(1)
L
to T
Electrical Specifications
H
, unless otherwise noted.
DD
DD
and 70% V
and 70% V
DD
DD
, unless otherwise noted.
, unless otherwise noted.
Symbol
Symbol
RST
t
t
f
f
IRL
IRL
OP
OP
must be driven low externally until minimum
Min
Min
750
1.5
Electrical Specifications
Max
Max
8
4
DD
Technical Data
.
MHz
MHz
Unit
Unit
DD
ns
µs
.
397

Related parts for MC68HC908LJ12CFU