M306N5FCTFP Renesas Electronics America, M306N5FCTFP Datasheet - Page 37

IC M16C MCU FLASH 100QFP

M306N5FCTFP

Manufacturer Part Number
M306N5FCTFP
Description
IC M16C MCU FLASH 100QFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/6Nr
Datasheets

Specifications of M306N5FCTFP

Core Processor
M16C/60
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
87
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
5K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 26x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M306N5FCTFP
Manufacturer:
ON
Quantity:
36 000
Part Number:
M306N5FCTFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M306N5FCTFP#UK
Manufacturer:
XILINX
Quantity:
1 400
Part Number:
M306N5FCTFP#UK
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
M306N5FCTFP#UK
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M306N5FCTFP#UKJ
Manufacturer:
Renesas Electronics America
Quantity:
10 000
1.10 Vector Table
Chapter 1 Overview
The vector table comes in two types: a special page vector table and an interrupt vector table. The special
page vector table is a fixed vector table. The interrupt vector table can be a fixed or a variable vector table.
Figure 1.10.1 Fixed vector table
1.10.1 Fixed Vector Table
The fixed vector table is an address-fixed vector table. The special page vector table is allocated to
addresses FFE00
FFFDC
The special page vector table is comprised of two bytes per table. Each vector table must contain the 16
low-order bits of the subroutine’s entry address. Each vector table has special page numbers (18 to
255) which are used in JSRS and JMPS instructions.
The interrupt vector table is comprised of four bytes per table. Each vector table must contain the
interrupt handler routine’s entry address.
FFE00
FFE02
FFFDB
FFFDC
FFFFF
16
through FFFFF
16
16
16
16
16
16
through FFFDB
Special page
vector table
Interrupt
vector table
16
. Figure 1.10.1 shows a fixed vector table.
16
, and part of the interrupt vector table is allocated to addresses
255
254
18
19
FFFDC
FFFE0
FFFE4
FFFE8
FFFEC
FFFF0
FFFF4
FFFF8
FFFFC
Special page number
16
16
16
16
16
16
16
16
16
Undefined instruction
Overflow
BRK instruction
Address match
Single step
Watchdog timer
DBC
NMI
Reset
1.10 Vector Table

Related parts for M306N5FCTFP