SC16C852IBS,151 NXP Semiconductors, SC16C852IBS,151 Datasheet
SC16C852IBS,151
Specifications of SC16C852IBS,151
Related parts for SC16C852IBS,151
SC16C852IBS,151 Summary of contents
Page 1
SC16C852 2 3.3 V dual UART, 5 Mbit/s (max.) with 128-byte FIFOs, infrared (IrDA) and 16 mode or 68 mode bus interface Rev. 01 — 31 August 2009 1. General description The SC16C852 ...
Page 2
... NXP Semiconductors I High resolution clock prescaler, from with granularity of non-standard UART clock to be used I Programmable Xon/Xoff characters I Software selectable baud rate generator I Support IrDA version 1.0 (up to 115.2 kbit/s) I Standard modem interface or infrared IrDA encoder/decoder interface I Enhanced Sleep mode and low power feature ...
Page 3
... NXP Semiconductors 4. Block diagram SC16C852 DATA BUS IOR IOW CONTROL RESET REGISTER CSA SELECT CSB POWER- LOWPWR CONTROL INTA, INTB INTERRUPT TXRDYA, TXRDYB CONTROL RXRDYA, RXRDYB Fig 1. Block diagram of SC16C852 (16 mode) SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder ...
Page 4
... NXP Semiconductors SC16C852 DATA BUS R/W CONTROL RESET REGISTER SELECT CS POWER- LOWPWR CONTROL IRQ INTERRUPT TXRDYA, TXRDYB CONTROL RXRDYA, RXRDYB Fig 2. Block diagram of SC16C852 (68 mode) SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder AND LOGIC LOGIC DOWN ...
Page 5
... NXP Semiconductors 5. Pinning information 5.1 Pinning a. 16 mode b. 68 mode Fig 3. SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder terminal 1 index area RXB 3 4 SC16C852IBS RXA TXA 5 TXB 6 7 CSA 8 CSB Transparent top view terminal 1 index area ...
Page 6
... NXP Semiconductors a. 16 mode b. 68 mode Fig 4. SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder RXB 4 RXA 5 TXRDYB 6 SC16C852IB 7 TXA TXB 8 OP2B 9 10 CSA 11 CSB LOWPWR RXB 4 5 RXA TXRDYB 6 SC16C852IB TXA 7 TXB 8 9 OP2B LOWPWR Pin configuration for LQFP48 Rev. 01 — ...
Page 7
... NXP Semiconductors 5.2 Pin description Table 2. Pin description Symbol Pin LQFP48 HVQFN32 CDA 40 - CDB 16 - CSA/ CSB/ CTSA 38 25 CTSB 23 16 DSRA 39 - DSRB 20 - DTRA 34 - DTRB INTA/IRQ 30 22 SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder Type Description I Address 0 select bit. Internal register address selection. ...
Page 8
... NXP Semiconductors Table 2. Pin description …continued Symbol Pin LQFP48 HVQFN32 INTB/n. IOR IOW/R OP2A 32 - OP2B 9 - RESET RESET RIA 41 - RIB 21 - RTSA 33 23 RTSB 22 15 RXA 5 4 RXB 4 3 RXRDYA 31 - RXRDYB 18 - SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder ...
Page 9
... NXP Semiconductors Table 2. Pin description …continued Symbol Pin LQFP48 HVQFN32 TXA 7 5 TXB 8 6 TXRDYA 43 - TXRDYB [ XTAL1 13 10 XTAL2 14 11 LOWPWR 12 9 16/ n.c. 25 [1] HVQFN32 package die supply ground is connected to both V ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the PCB in the thermal pad region ...
Page 10
... NXP Semiconductors 6. Functional description The SC16C852 provides serial asynchronous receive data synchronization, parallel-to-serial and serial-to-parallel data conversions for both the transmitter and receiver sections. These functions are necessary for converting the serial data stream into parallel data that is required with digital data systems. Synchronization for the serial data stream is accomplished by adding start and stop bits to the transmit data to form a data character (character orientated protocol) ...
Page 11
... NXP Semiconductors 6.1 UART A-B functions The UART provides the user with the capability to bidirectionally transfer information between an external CPU, the SC16C852 package, and an external serial device. A logic 0 (LOW) on chip select pins CSA and/or CSB allows the user to configure, send data, and/or receive data via UART channels A, B ...
Page 12
... NXP Semiconductors 6.3 Internal registers The SC16C852 provides two sets of internal registers (A and B) consisting of 25 registers each for monitoring and controlling the functions of each channel of the UART. These registers are shown in Table General register set (THR/RHR, IER/ISR, MCR/MSR, FCR, LCR/LSR, SPR) ...
Page 13
... NXP Semiconductors 6.4 FIFO operation 6.4.1 32-byte FIFO mode When all four of these registers (TXINTLVL, RXINTLVL, FLWCNTH, FLWCNTL) in the ‘First extra feature register set’ are empty (0x00) the transmit and receive trigger levels are set by FCR[7:4]. In this mode the transmit and receive trigger levels are backward compatible to the SC16C652B (see transmit and receive data FIFOs are enabled by the FIFO Control Register bit 0 (FCR[0]) ...
Page 14
... NXP Semiconductors With the automatic hardware flow control function enabled, an interrupt is generated when the receive FIFO reaches the programmed trigger level. The RTSx (or DTRx) pin will not be forced to a logic 1 (RTS off), until the receive FIFO reaches the next trigger level. ...
Page 15
... NXP Semiconductors the receive FIFO passes the programmed trigger level. To clear this condition, the SC16C852 will transmit the programmed Xon1/Xon2 characters as soon as the number of characters in the receive FIFO drops below the programmed trigger level. 6.7 Special character detect A special character detect feature is provided to detect an 8-bit character when EFR[5] is set ...
Page 16
... NXP Semiconductors 6.9 Programmable baud rate generator The SC16C852 UART contains a programmable rational baud rate generator that takes any clock input and divides divisor in the range between 1 and (2 SC16C852 offers the capability of dividing the input frequency by rational divisor. The fractional part of the divisor is controlled by the CLKPRES register in the ‘first extra feature register set’ ...
Page 17
... NXP Semiconductors Fig 6. Fig 7. Table 7. Output baud rate (bit/ 110 150 300 600 1.2 k 2.4 k 3.6 k 4.8 k 7.2 k 9.6 k 19.2 k 38.4 k 57.6 k 115.2 k SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder XTAL1 XTAL2 X1 1.8432 MHz Crystal oscillator connection ...
Page 18
... NXP Semiconductors 6.10 DMA operation The SC16C852 FIFO trigger level provides additional flexibility to the user for block mode operation. The user can optionally operate the transmit and receive FIFOs in the DMA mode (FCR[3]). The DMA mode affects the state of the RXRDYA/RXRDYB and TXRDYA/TXRDYB output pins ...
Page 19
... NXP Semiconductors SC16C852 DATA BUS AND IOR CONTROL IOW LOGIC RESET REGISTER CSA SELECT CSB LOGIC POWER- LOWPWR DOWN CONTROL INTA, INTB INTERRUPT TXRDYA, TXRDYB CONTROL RXRDYA, RXRDYB LOGIC Fig 8. Internal Loopback mode diagram SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder ...
Page 20
... NXP Semiconductors 6.12 Sleep mode Sleep mode is an enhanced feature of the SC16C852 UART enabled when EFR[4], the enhanced functions bit, is set and when IER[4] of both channels are set. 6.12.1 Conditions to enter Sleep mode Sleep mode is entered when: • Modem input pins are not toggling. ...
Page 21
... NXP Semiconductors 6.14 RS-485 features 6.14.1 Auto RS-485 RTS control Normally the RTSA/RTSB pin is controlled by MCR bit hardware flow control is enabled, the logic state of the RTSx pin is controlled by the hardware flow control circuitry. AFCR2 register bit 4 will take the precedence over the other two modes; once this bit is set, the transmitter will control the state of the RTSx pin ...
Page 22
... NXP Semiconductors 6.14.3.2 Auto address detection If Special Character Detect is enabled (EFR[5] is set and the Xoff2 register contains the address byte) the receiver will try to detect an address byte that matches the programmed character in the Xoff2 register. If the received byte is a data byte or an address byte that does not match the programmed character in the Xoff2 register, the receiver will discard these data ...
Page 23
Table 10. SC16C852 internal registers [ Register Default Bit 7 [2] General register set RHR XX bit THR XX bit IER 00 CTS [3] interrupt 0 ...
Page 24
Table 10. SC16C852 internal registers …continued [ Register Default Bit 7 [6] Enhanced feature register set EFR 00 Auto CTS Xon1 00 bit Xon2 00 bit 15 ...
Page 25
... NXP Semiconductors 7.1 Transmit (THR) and Receive (RHR) Holding Registers The serial transmitter section consists of an 8-bit Transmit Hold Register (THR) and Transmit Shift Register (TSR). The status of the THR is provided in the Line Status Register (LSR). Writing to the THR transfers the contents of the data bus (D7 to D0) to the transmit FIFO. The THR empty fl ...
Page 26
... NXP Semiconductors Table 11. Bit Symbol Description 1 IER[1] 0 IER[0] 7.2.1 IER versus Transmit/Receive FIFO interrupt mode operation When the receive FIFO is enabled (FCR[0] = logic 1), and receive interrupts (IER[0] = logic 1) are enabled, the receive interrupts and register status will reflect the following: • ...
Page 27
... NXP Semiconductors 7.3 FIFO Control Register (FCR) This register is used to enable the FIFOs, clear the FIFOs, set the receive FIFO trigger levels, and select the DMA mode. 7.3.1 DMA mode 7.3.1.1 Mode 0 (FCR bit this mode, Transmit Ready (TXRDY) will logic 0 whenever the FIFO (THR, if FIFO is not enabled) is empty ...
Page 28
... NXP Semiconductors Table 12. Bit 3 (cont [1] For 128-byte FIFO mode, refer to [2] For 128-byte FIFO mode, refer to Table 13. FCR[ [1] When RXINTLVL, TXINTLVL, FLWCNTL or FLWCNTH contains any value other than 0x00, receive and transmit trigger levels are set by RXINTLVL, TXINTLVL registers (see Table 14. ...
Page 29
... NXP Semiconductors 7.4 Interrupt Status Register (ISR) The SC16C852 provides six levels of prioritized interrupts to minimize external software interaction. The Interrupt Status Register (ISR) provides the user with six interrupt status bits. Performing a read cycle on the ISR will provide the user with the highest pending interrupt level to be serviced ...
Page 30
... NXP Semiconductors 7.5 Line Control Register (LCR) The Line Control Register is used to specify the asynchronous data communication format. The word length, the number of stop bits, and the parity are selected by writing the appropriate bits in this register. Table 17. Bit 7 6 5:3 2 1:0 Table 18 ...
Page 31
... NXP Semiconductors 7.6 Modem Control Register (MCR) This register controls the interface with the modem or a peripheral device. Table 21. Bit SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder Modem Control Register bits description Symbol Description MCR[7] Clock select ...
Page 32
... NXP Semiconductors 7.7 Line Status Register (LSR) This register provides the status of data transfers between the SC16C852 and the CPU. Table 22. Bit Symbol 7 LSR[7] 6 LSR[6] 5 LSR[5] 4 LSR[4] 3 LSR[3] 2 LSR[2] 1 LSR[1] 0 LSR[0] SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder ...
Page 33
... NXP Semiconductors 7.8 Modem Status Register (MSR) This register shares the same address as EFCR register. This is a read-only register and it provides the current state of the control interface signals from the modem, or other peripheral device to which the SC16C852 is connected. Four bits of this register are used to indicate the changed information ...
Page 34
... NXP Semiconductors 7.9 Extra Feature Control Register (EFCR) This is a write-only register, and it allows the software access to these registers: first extra feature register set, second extra feature register set, Transmit FIFO Level Counter (TXLVLCNT), and Receive FIFO Level Counter (RXLVLCNT). Table 24. ...
Page 35
... NXP Semiconductors 7.14 Enhanced Feature Register (EFR) Enhanced features are enabled or disabled using this register. Bits 0 through 4 provide single or dual character software flow control selection. When the Xon1 and Xon2 and/or Xoff1 and Xoff2 modes are selected, the double 8-bit words are concatenated into two sequential numbers ...
Page 36
... NXP Semiconductors Table 26. Cont [1] When using a software flow control the Xon/Xoff characters cannot be used for data transfer. 7.15 Transmit Interrupt Level register (TXINTLVL) This 8-bit register is used to store the transmit FIFO trigger levels used for DMA and interrupt generation. Trigger levels from 1 to 128 can be programmed with a granularity of 1 ...
Page 37
... NXP Semiconductors [1] For 32-byte FIFO mode, refer to 7.17 Flow Control Trigger Level High (FLWCNTH) This 8-bit register is used to store the receive FIFO high threshold levels to start/stop transmission during hardware/software flow control. bit settings; see Table 29. Bit 7:0 [1] For 32-byte FIFO mode, refer to 7 ...
Page 38
... NXP Semiconductors 7.20 RS-485 turn-around time delay (RS485TIME) The value in this register controls the turn-around time of the external line transceiver in bit time. In automatic 9-bit mode RTSA/RTSB or DTRA/DTRB pin is used to control the direction of the line driver, after the last bit of data has been shifted out of the transmit shift register the UART will count down the value in this register ...
Page 39
... NXP Semiconductors 7.22 Advanced Feature Control Register 1 (AFCR1) Table 34. Bit 7 6 [1] It takes 4 XTAL1 clocks to reset the device. SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder Advanced Feature Control Register 1 register bits description Symbol Description AFCR1[7] Concurrent write. When this bit is set the host can write concurrently to the same register of all channel ...
Page 40
... NXP Semiconductors 7.23 SC16C852 external reset condition and software reset These two reset methods are identical and will reset the internal registers as indicated in Table 35. Table 35. Register IER FCR ISR LCR MCR LSR MSR EFCR SPR DLL DLM TXLVLCNT RXLVLCNT EFR Xon1 ...
Page 41
... NXP Semiconductors 8. Limiting values Table 37. In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol amb T stg P /pack tot 9. Static characteristics Table 38. Static characteristics +85 C; tolerance of V amb Symbol Parameter V clock LOW-level input voltage IL(clk) V clock HIGH-level input voltage IH(clk) ...
Page 42
... NXP Semiconductors 10. Dynamic characteristics Table 39. Dynamic characteristics - Intel or 16 mode +85 C; tolerance of V amb Symbol Parameter t pulse width HIGH WH t pulse width LOW WL t clock pulse width w(clk) f frequency on pin XTAL1 XTAL1 t address set-up time su(A) t address hold time h(A) t delay time from CS to IOR ...
Page 43
... NXP Semiconductors Table 40. Dynamic characteristics - Motorola or 68 mode +85 C; tolerance of V amb Symbol Parameter t pulse width HIGH WH t pulse width LOW WL t clock pulse width w(clk) f frequency on pin XTAL1 XTAL1 t address set-up time su(A) t address hold time h(A) t set-up time from R/W LOW to CS LOW ...
Page 44
... NXP Semiconductors 10.1 Timing diagrams su(A) CSx t d(CSL-IOWL) IOW Fig 9. General write timing in 16 mode su( su(RWL-CSL) R Fig 10. General write timing in 68 mode SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder t h(A) valid address t h(IOW-CS) active t t w(IOW) ...
Page 45
... NXP Semiconductors su(A) CSx t d(CS-IOR) IOR Fig 11. General read timing in 16 mode su( su(RWH-CSL) R Fig 12. General read timing in 68 mode external clock -------------- - XTAL1 t w clk Fig 13. External clock timing SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder t h(A) ...
Page 46
... NXP Semiconductors IOW RTSA, RTSB change of state DTRA, DTRB CDA, CDB CTSA, CTSB DSRA, DSRB INT IOR RIA, RIB Fig 14. Modem input/output timing in 16 mode (1) CS (write) RTSA, RTSB change of state DTRA, DTRB CDA, CDB CTSA, CTSB DSRA, DSRB IRQ (2) CS (read) RIA, RIB (1) CS timing during a write cycle ...
Page 47
... NXP Semiconductors RXA, RXB (1)(2) INT IOR (1) INT is active when RX FIFO fills up to trigger level or a time-out condition happens (see (2) INT is cleared when RX FIFO drops below trigger level. Fig 16. Receive timing in 16 mode RXA, RXB (1)(2) IRQ CS (read) (1) IRQ is active when RX FIFO fills up to trigger level or time-out condition happens (see (2) IRQ is cleared when RX FIFO drops below trigger level ...
Page 48
... NXP Semiconductors RXA, RXB RXRDYA, RXRDYB IOR Fig 18. Receive ready timing in non-FIFO mode (16 mode) RXA, RXB RXRDYA, RXRDYB CS (read) Fig 19. Receive ready timing in non-FIFO mode (68 mode) SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder start bit data bits ( ...
Page 49
... NXP Semiconductors RXA, RXB RXRDYA, RXRDYB IOR Fig 20. Receive ready timing in FIFO mode (16 mode) RXA, RXB RXRDYA, RXRDYB CS (read) Fig 21. Receive ready timing in FIFO mode (68 mode) SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder start bit data bits ( ...
Page 50
... NXP Semiconductors TXA, TXB (1)(2) INT active IOW (1) INT is active when TX FIFO is empty or TX FIFO drops below trigger level. (2) INT is cleared when ISR is read or TX FIFO fills up to trigger level. Fig 22. Transmit timing in 16 mode TXA, TXB (1)(2) IRQ t d(CS-TX)W active CS (write) (1) IRQ is active when TX FIFO is empty or TX FIFO drops below trigger level ...
Page 51
... NXP Semiconductors TXA, TXB IOW active byte #1 t d(IOW-TXRDYH) TXRDYA, TXRDYB Fig 24. Transmit ready timing in non-FIFO mode (16 mode) TXA, TXB active CS (write byte #1 TXRDYA, TXRDYB Fig 25. Transmit ready timing in non-FIFO mode (68 mode) SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder ...
Page 52
... NXP Semiconductors TXA, TXB IOW active byte # byte #128 TXRDYA, TXRDYB Fig 26. Transmit ready timing in FIFO mode (DMA mode ‘1’ mode TXA, TXB CS (write) active byte # byte #128 TXRDYA, TXRDYB Fig 27. Transmit ready timing in FIFO mode (DMA mode ‘1’ mode ...
Page 53
... NXP Semiconductors TX data IrDA TX data Fig 28. Infrared transmit timing IrDA RX data RX data Fig 29. Infrared receive timing SC16C852_1 Product data sheet Dual UART with 128-byte FIFOs and IrDA encoder/decoder UART frame start bit time bit time start Rev. 01 — 31 August 2009 SC16C852 ...
Page 54
... NXP Semiconductors 11. Package outline LQFP48: plastic low profile quad flat package; 48 leads; body 1 pin 1 index DIMENSIONS (mm are the original dimensions) A UNIT max. 0.20 1.45 1.6 mm 0.25 0.05 1.35 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION ...
Page 55
... NXP Semiconductors HVQFN32: plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body 0.85 mm terminal 1 index area terminal 1 index area 32 DIMENSIONS (mm are the original dimensions) (1) A UNIT max. 0.05 0. 0.2 0.00 0.18 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. ...
Page 56
... NXP Semiconductors 12. Soldering of SMD packages This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description” . 12.1 Introduction to soldering Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits ...
Page 57
... NXP Semiconductors 12.4 Reflow soldering Key characteristics in reflow soldering are: • Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see reducing the process window • Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board • ...
Page 58
... NXP Semiconductors Fig 32. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description” . 13. Abbreviations Table 43. Acronym CPU DLL DLM DMA FIFO IrDA ISDN LSB MSB PCB RoHS UART 14 ...
Page 59
... Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice ...
Page 60
... NXP Semiconductors 17. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 3 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 4 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3 5 Pinning information . . . . . . . . . . . . . . . . . . . . . . 5 5.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 5.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 7 6 Functional description . . . . . . . . . . . . . . . . . . 10 6.1 UART A-B functions . . . . . . . . . . . . . . . . . . . . 11 6.2 Extended mode (128-byte FIFO 6.3 Internal registers 6.4 FIFO operation . . . . . . . . . . . . . . . . . . . . . . . . 13 6.4.1 32-byte FIFO mode ...