TRC103 RFM, TRC103 Datasheet - Page 13

• Manufacturer Part Number: TRC103
• Description: RFIC TRANSCEIVER MULTI-CHANNEL F
• Manufacturer: RFM
• Series: TRCr

Specifications of TRC103

• Frequency: 863MHz ~ 960MHz
• Data Rate - Maximum: 100kbps
• Modulation Or Protocol: FSK, OOK
• Applications: General Purpose
• Power - Output: 11dBm
• Sensitivity: -112dBm
• Voltage - Supply: 2.1 V ~ 3.6 V
• Current - Receiving: 4mA
• Current - Transmitting: 30mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-QFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Memory Size: -
• Other names: 583-1095-2

If FSK is selected, the demodulation is performed by analyzing the phase between the I and Q limited signals at
the output of the base-band channels.
If OOK is selected, the demodulation is performed by comparing the RSSI output value stored in RXCFG14_
RSSI[7..0] register to the threshold which can be either a fixed value or a time-variant value depending on the
past history of the RSSI output. Table 7 gives the three main possible procedures, which can be selected via the
register MCFG01_RX_OOK[4..3]:
If the end-user application requires direct access to the output of the demodulator, then the RXCFG12_
DCLK_Dis[6] bit is set to 1 disabling the clock recovery. In this case the demodulator output is directly connected
to the DATA pin and the IRQ1 pin (DCLK) is set to low.
For proper operation of the TRC103 demodulator in FSK mode, the modulation index
meet the following condition:
where F
3.2 Continuous Mode Data and Clock Recovery
The raw output signal from the demodulator may contain jitter and glitches. Data and clock recovery converts the
data output of the demodulator into a glitch-free bit-stream DATA and generates a synchronized clock DCLK to be
used for sampling the DATA output as shown in Figure 8. DCLK is available on pin IRQ1 when the TRC103 oper-
ates in continuous mode.
To ensure correct operation of the data and clock recovery circuit, the following conditions have to be satisfied:
www.RFM.com
©2009-2010 by RF Monolithics, Inc.
•
•
•
A 1-0-1-0… preamble of at least 24 bits is required for synchronization
The transmitted bit stream must have at least one transition from 0 to 1 or from 1 to 0 every 8 bits during
transmission
The bit rate accuracy must be better than 2 %.
DEV
Fixed Threshold
OOK Mode
is the frequency deviation in hertz (Hz) and BR is the data rate in bits per second (b/s).
Average
E-mail:
Peak
[e-mail]
MCFG01_RX_OOK[4..3]
00
01
10
β =
Technical support +1.800.704.6079
RSSI output is compared with a fixed threshold stored in
MCFG04_OOK_thresh
RSSI output is compared with a threshold which is at a fixed
offset below the maximum RSSI.
RSSI output is compared with the average of the last RSSI values.
2*F
BR
DEV
Figure 8
Table 7
≥ 2
Description
β
of the input signal should
TRC103 - 12/15/10
Page 13 of 64