XR18W750IL48-F Exar Corporation, XR18W750IL48-F Datasheet - Page 6

• Manufacturer Part Number: XR18W750IL48-F
• Description: IC WIRELESS UART CTRLR 48QFN
• Manufacturer: Exar Corporation

Specifications of XR18W750IL48-F

• Package / Case: 48-VFQFN Exposed Pad
• Function: Controller
• Rf Type: General Purpose
• Secondary Attributes: I²C Interface
• Processor Series: XR18W750
• Core: 8051
• Data Bus Width: 8 bit
• Data Ram Size: 32 KB
• Interface Type: I2C, UART
• Maximum Clock Frequency: 400 KHz
• Number Of Timers: 1
• Operating Supply Voltage: 2.25 V to 3.63 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: PK51, CA51, A51, ULINK2
• Development Tools By Supplier: XR18W750/753-0A-EB, XR18W750/753-0B-EB
• Minimum Operating Temperature: - 40 C
• Program Memory Type: EEPROM
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

XR18W750
WIRELESS UART CONTROLLER
The XR18W750 is a Digital Baseband with a two-wire I
complete Exar’s Wireless UART chipset solution. An external I
proprietary firmware and Wireless UART chipset parameters.
The XR18W750 is functionally, as well as architecturally, divided into the following blocks and modules:
•
•
•
•
The embedded 8051 microprocessor is compatible with the industry standard 803x/805x microprocessors
using a standard 8051 instruction set. The embedded 8051 microprocessor has a high-speed architecture that
takes four clocks per instruction cycle, eliminates wasted bus cycles and improves instruction execution time
on average by 2.5X over the standard 8051. The embedded 8051 microprocessor has a 32KB system
memory for loading the firmware from an external I
loaded from the external I
operation of the 8051 microprocessor. (This same 16MHz clock is also used by the enhanced UART in the
XR18W750.) For the firmware for communicating with the XR18W753 RF Transceiver, send an e-mail to
[e-mail].
A CPU or serial port can communicate with the XR18W750 via the enhanced 64 byte FIFO UART. The
XR18W750 can communicate with an external CPU when the parallel mode is enabled (S/P# connected to
GND) or it can communicate directly with another serial port when the serial mode is enabled (S/P# connected
to VCC). The enhanced UART has a register set that is compatible to the industry standard 16550, but with
additional features such as Auto RTS/CTS Hardware Flow Control, Programmable TX and RX FIFO Trigger
Levels, and a Programmable Fractional Baud Rate Generator.
When the parallel mode is enabled, an external CPU can communicate with the enhanced UART via either the
Intel bus (CS#, IOR#, IOW#, INT) or Motorola bus (CS#, R/W#, IRQ#) interface. Any data that is written to the
TX FIFO of the enhance UART will be transmitted serially to UART of the 8051 microprocessor, where it is
processed and sent via the I
When the serial mode is enabled, an external serial port can communicate with the enhanced UART via RS-
232, RS-422, or RS-485. The data that is received in the RX FIFO of the enhanced UART will be read out via
the parallel bus by the 8051 microprocessor, where it is processed and appropriate actions are taken. There
are two modes of operation in the serial mode: Command Mode and Data Mode. In the command mode, the
enhanced UART can be configured via AT commands.
The internal 128-bit AES engine guarantees that the data is transmitted securely from one Wireless UART
chipset to another Wireless UART chipset with the same AES security key. This prevents other wireless
devices on the same frequency to listen in on the Wireless UART chipset unless it knows the 128-bit AES
security key.
The I
interface consisting of a serial data line (SDA) and serial clock line (SCL). The maximum I
is 400 kHz. The XR18W750 loads the firmware from the EEPROM and can communicate with an RF
Transceiver like the XR18W753 via the I
1.0 PRODUCT DESCRIPTION
1.1
1.2
1.3
1.4
1.2.1
1.2.2
8051 Microprocessor
Enhanced UART
AES Engine
I
2
C Interface
2
C interface on the XR18W750 operates in the I
8051 Microprocessor
Enhanced UART
AES Engine
I
2
C Interface
Parallel Mode
Serial Mode
2
2
C EEPROM upon power on or reset. A 16MHz clock is required for correct
C interface to the RF Transceiver.
2
C interface.
2
C EEPROM and for data processing. The firmware is
2
6
C master mode. The I
2
C interface to the XR18W753 RF transceiver to
2
C EEPROM is required to store Exar’s
2
C interface is a two-wire serial
2
C clock frequency
REV. 1.0.0