PCF8576CT/1 NXP Semiconductors, PCF8576CT/1 Datasheet - Page 24

IC, LCD DRIVER, LOW-MUX, 56VSOP

PCF8576CT/1

Manufacturer Part Number
PCF8576CT/1
Description
IC, LCD DRIVER, LOW-MUX, 56VSOP
Manufacturer
NXP Semiconductors
Datasheet

Specifications of PCF8576CT/1

Supply Current
120µA
No. Of Digits / Alpha
20
Meter Display Type
LCD
Supply Voltage Range
2V To 6V
Driver Case Style
VSOP
No. Of Pins
56
Operating Temperature Range
-40°C To +85°C
Base
RoHS Compliant
No. Of Segments
40
Rohs Compliant
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCF8576CT/1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCF8576CT/1
0
Company:
Part Number:
PCF8576CT/1
Quantity:
15 000
Part Number:
PCF8576CT/1,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCF8576CT/1112
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
PCF8576CT/1118
Manufacturer:
NXPSemicondu
Quantity:
2 802
Part Number:
PCF8576CT/1Ј¬112
Manufacturer:
NXP
Quantity:
880
Part Number:
PCF8576CT/1Ј¬118
Manufacturer:
NXP
Quantity:
21 000
NXP Semiconductors
PCF8576C
Product data sheet
7.16.1 Bit transfer
7.16.2 START and STOP conditions
7.16 Characteristics of the I
In the 1:3 and 1:4 multiplex modes, where no alternate RAM bank is available, groups of
LCD segments can be blinked by selectively changing the display RAM data at fixed time
intervals.
If the entire display needs to be blinked at a frequency other than the nominal blink
frequency, this can be done using the mode-set command to set and reset the display
enable bit E at the required rate (see
The I
The two lines are a Serial DAta line (SDA) and a Serial Clock Line (SCL). Both lines must
be connected to a positive supply via a pull-up resistor when connected to the output
stages of a device. Data transfer may be initiated only when the bus is not busy.
One data bit is transferred during each clock pulse. The data on the SDA line must remain
stable during the HIGH period of the clock pulse. Changes in the data line at this time will
be interpreted as a control signal. Bit transfer is illustrated in
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW change
of the data line, while the clock is HIGH, is defined as the START condition (S).
A LOW-to-HIGH change of the data line, while the clock is HIGH, is defined as the STOP
condition (P). The START and STOP conditions are illustrated in
Fig 15. Bit transfer
Fig 16. Definition of START and STOP conditions
2
C-bus is for bidirectional, two-line communication between different ICs or modules.
SDA
SCL
START condition
All information provided in this document is subject to legal disclaimers.
SDA
SCL
S
Rev. 10 — 22 July 2010
2
C-bus
data valid
data line
stable;
Table
Universal LCD driver for low multiplex rates
9).
allowed
change
of data
Figure
STOP condition
Figure
mba607
PCF8576C
P
15.
© NXP B.V. 2010. All rights reserved.
16.
mbc622
SDA
SCL
24 of 57

Related parts for PCF8576CT/1