LPC1765FBD100 NXP Semiconductors, LPC1765FBD100 Datasheet - Page 47
LPC1765FBD100
Manufacturer Part Number
LPC1765FBD100
Description
IC, 32BIT MCU ARM CORTEX 100MHZ LQFP-100
Manufacturer
NXP Semiconductors
Specifications of LPC1765FBD100
Controller Family/series
(ARM Cortex)
No. Of I/o's
70
Ram Memory Size
64KB
Cpu Speed
100MHz
No. Of Timers
4
Interface
CAN, I2C, SPI, UART
Core Size
32 Bit
Program Memory Size
256KB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC1765FBD100
Manufacturer:
NXP
Quantity:
1 000
Company:
Part Number:
LPC1765FBD100
Manufacturer:
NXP
Quantity:
10 000
Part Number:
LPC1765FBD100
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
LPC1765FBD100,551
Manufacturer:
NXP
Quantity:
11 900
Company:
Part Number:
LPC1765FBD100,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
[5]
[6]
[7]
[8]
[9]
[19] 3-state outputs go into 3-state mode in Deep power-down mode.
[20] Allowed as long as the current limit does not exceed the maximum current allowed by the device.
[21] To V
LPC1769_68_67_66_65_64_63
Product data sheet
[10] On pin VBAT; I
[11] On pin VBAT; V
[12] All internal pull-ups disabled. All pins configured as output and driven LOW. V
[13] On pin V
[14] The ADC is powered if the PDN bit in the AD0CR register is set to 1. See LPC17xx user manual UM10360_1.
[15] The ADC is in Power-down mode if the PDN bit in the AD0CR register is set to 0. See LPC17xx user manual UM10360_1.
[16] V
[17] Including voltage on outputs in 3-state mode.
[18] V
[22] Includes external resistors of 33 1 % on D+ and D.
Applies to LPC1768/67/66/65/64/63.
Applies to LPC1769 only.
IRC running at 4 MHz; main oscillator and PLL disabled; PCLK =
BOD disabled.
On pin V
of the PDN bit is set to 0.
i(VREFP)
DD(3V3)
SS
.
DDA
supply voltages must be present.
DD(REG)(3V3)
= 3.3 V; T
; V
10.1 Power consumption
DD(REG)(3V3)
DDA
BAT
= 3.3 V; T
amb
= 3.0 V; T
. I
BAT
= 25 C.
Fig 7.
= 530 nA. V
= 630 nA; V
amb
amb
I
DD(Reg)(3V3)
= 25 C. The ADC is powered if the PDN bit in the AD0CR register is set to 1 and in Power-down mode
= 25 C.
(μA)
400
350
300
250
200
Conditions: V
Deep-sleep mode: typical regulator supply current I
temperature
−40
DD(REG)(3V3)
DD(REG)(3V3)
All information provided in this document is subject to legal disclaimers.
DD(Reg)(3V3)
= 3.0 V; V
Rev. 8 — 14 November 2011
= 3.0 V; V
−15
BAT
= 3.3 V; BOD disabled.
BAT
= 3.0 V; T
LPC1769/68/67/66/65/64/63
= 3.0 V; T
CCLK
⁄
10
8
.
amb
amb
= 25 C.
DD(3V3)
= 25 C.
32-bit ARM Cortex-M3 microcontroller
= 3.3 V; T
35
amb
DD(Reg)(3V3)
= 25 C.
60
temperature (°C)
3.6 V
3.3 V
2.4 V
versus
002aaf568
© NXP B.V. 2011. All rights reserved.
85
47 of 82