STA333W STMicroelectronics, STA333W Datasheet - Page 33

no-image

STA333W

Manufacturer Part Number
STA333W
Description
DIG AUDIO SYSTEM, 2-CH, 36POWERSSOP
Manufacturer
STMicroelectronics
Datasheet

Specifications of STA333W

Svhc
No SVHC (15-Dec-2010)
Package / Case
PowerSSO
Interface
I2S
No. Of Pins
36
Operating Temperature Range
0°C To +70°C
Supply Voltage Max
18V
Supply Voltage Min
4.5V
Termination T
RoHS Compliant
Interface Type
I2S
Rohs Compliant
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STA333W
Manufacturer:
st
Quantity:
2 300
Part Number:
STA333W
Manufacturer:
ST
0
Part Number:
STA333W
Manufacturer:
ST
Quantity:
20 000
Part Number:
STA333W 2*20W
Manufacturer:
ST
0
Part Number:
STA333W######
Manufacturer:
ST
0
Part Number:
STA333W.
Manufacturer:
ST
0
Part Number:
STA333W13T
Manufacturer:
ST
0
Part Number:
STA333W13TR
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STA333W13TR
Quantity:
7 000
STA333W
6.2.2
6.2.3
Master volume register (addr 0x07)
Channel volume (addr 0x08, 0x09)
Volume setting
The volume structure of the STA333W consists of individual volume registers for each
channel and a master volume register that provides an offset to each channels volume
setting. The individual channel volumes are adjustable in 0.5-dB steps from +48 dB to
-80 dB. As an example if C3V = 0x00 or +48 dB and MV = 0x18 or -12 dB, then the total gain
for channel 3 = +36 dB.
The master mute when set to 1 will mute all channels at once, whereas the individual
channel mutes (CxM) mute only that channel. Both the master mute and the channel mutes
provide a “soft mute” with the volume ramping down to mute in 4096 samples from the
maximum volume setting at the internal processing rate (about 96 kHz). A hard mute can be
obtained by commanding a value of all 1’s (255) to any channel volume register or the
master volume register. When volume offsets are provided via the master volume register
any channel that whose total volume is less than -80 dB is muted.
All changes in volume take place at zero-crossings when ZCE = 1 (configuration register F)
on a per channel basis as this creates the smoothest possible volume transitions. When
ZCE = 0, volume updates will occur immediately.
Table 41.
00000000 (0x00)
00000001 (0x01)
00000010 (0x02)
01001100 (0x4C)
11111110 (0xFE)
11111111 (0xFF)
C1V7
C2V7
MV7
D7
D7
D7
1
0
0
Master volume offset as a function of MV
C1V6
C2V6
MV6
D6
D6
D6
1
1
1
MV[7:0]
C1V5
C2V5
MV5
D5
D5
D5
1
1
1
Doc ID 13365 Rev 2
C1V4
C2V4
MV4
D4
D4
D4
1
0
0
0 dB
-0.5 dB
-1 dB
-38 dB
-127.5 dB
Hard master mute
C1V3
C2V3
MV3
D3
D3
D3
1
0
0
Volume offset from channel value
C1V2
C2V2
MV2
D2
D2
D2
1
0
0
Register description
C1V1
C2V1
MV1
D1
D1
D1
1
0
0
C1V0
C2V0
MV0
D0
D0
D0
1
0
0
33/49

Related parts for STA333W