STA333W STMicroelectronics, STA333W Datasheet - Page 36
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STA333W
Manufacturer Part Number
STA333W
Description
DIG AUDIO SYSTEM, 2-CH, 36POWERSSOP
Manufacturer
STMicroelectronics
Datasheet
1.STA333W.pdf
(49 pages)
Specifications of STA333W
Svhc
No SVHC (15-Dec-2010)
Package / Case
PowerSSO
Interface
I2S
No. Of Pins
36
Operating Temperature Range
0°C To +70°C
Supply Voltage Max
18V
Supply Voltage Min
4.5V
Termination T
RoHS Compliant
Interface Type
I2S
Rohs Compliant
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STA333W
Manufacturer:
ST
Quantity:
20 000
Part Number:
STA333W13TR
Manufacturer:
ST
Quantity:
20 000
Register description
6.6
6.7
Note:
6.8
36/49
Variable distortion compensation registers (addr 0x29, 0x2A)
DCC bits determine the 16 MSBs of the distortion compensation coefficient. This coefficient
is used in place of the default coefficient when DCCV = 1.
Fault detect recovery constant registers (addr 0x2B, 0x2C)
FDRC bits specify the 16-bit fault detect recovery time delay. When status register bit FAULT
is asserted, the tristate output is immediately asserted low and held low for the time period
specified by this constant. A value of 0x0001 in this register is approximately 0.083 ms. The
default value of 0x000C gives approximately 0.1 ms.
0x0000 is a reserved value for this register pair. This value must not be used.
Device status register (addr 0x2D)
This read-only register provides the fault, warning and PLL status from the power control
block.
Table 45.
0
1
FDRC15
Bit
DCC15
FDRC7
PLLUL
DCC7
D7
D7
D7
D7
D7
1
0
0
0
RO
RO
R/W
Status bits description
FDRC14
DCC14
FDRC6
FAULT
DCC6
D6
D6
D6
D6
D6
1
0
0
0
-
-
RST
UVFAULT
FDRC13
DCC13
FDRC5
DCC5
TWARN
TFAULT
D5
D5
D5
D5
D5
1
1
0
0
Doc ID 13365 Rev 2
Name
Reserved
FDRC12
DCC12
FDRC4
DCC4
D4
D4
D4
D4
D4
1
1
0
0
Thermal warning:
0: junction temperature is close to the fault condition
1: normal operation
Thermal fault:
0: junction temperature limit detection
1: normal operation
OCFAULT
FDRC11
DCC11
FDRC3
DCC3
D3
D3
D3
D3
D3
0
0
0
1
OCWARN
FDRC10
Description
DCC10
FDRC2
DCC2
D2
D2
D2
D2
D2
0
0
0
1
TFAULT
FDRC9
FDRC1
DCC9
DCC1
D1
D1
D1
D1
D1
1
1
0
0
STA333W
TWARN
FDRC8
FDRC0
DCC8
DCC0
D0
D0
D0
D0
D0
1
1
0
0