CDB4364 Cirrus Logic Inc, CDB4364 Datasheet - Page 25

• Manufacturer Part Number: CDB4364
• Description: Eval Bd 6Chn DAC W/DSD Spt&Lw-Ltnc DF
• Manufacturer: Cirrus Logic Inc

Specifications of CDB4364

• Number Of Dac's: 6
• Number Of Bits: 24
• Outputs And Type: 6, Single Ended
• Sampling Rate (per Second): 192k
• Data Interface: Serial
• Dac Type: Voltage
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 85°C
• Utilized Ic / Part: CS4364
• Description/function: Audio D/A
• Operating Supply Voltage: 5 V
• Product: Audio Modules
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With/related Products: CS4364
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant, Contains lead / RoHS non-compliant

DS619F1
4.7
4.8
SDINx
ATAPI Specification
The
ATAPI functions are applied per A-B pair. Refer to
tion.
Direct Stream Digital (DSD) Mode
In Software Mode the DSD/PCM bits (Reg. 02h) are used to configure the device for DSD mode. The
DSD_DIF bits (Reg 04h) then control the expected DSD rate and MCLK ratio.
The DIR_DSD bit (Reg 04h) selects between two proprietary methods for DSD to analog conversion. The
first method uses a decimation free DSD processing technique which allows for features such as matched
PCM level output, DSD volume control, and 50kHz on chip filter. The second method sends the DSD data
directly to the on-chip switched-capacitor filter for conversion (without the above mentioned features).
The DSD_PM_EN bit (Reg. 04h) selects Phase Modulation (data plus data inverted) as the style of data
input. In this mode the DSD_PM_Mode bit selects whether a 128Fs or 64x clock is used for phase modu-
lated 64x data (see
the CS4364, but may lower the sensitivity to board level routing of the DSD data signals.
The CS4364 can detect errors in the DSD data which does not comply with the SACD specification. The
STATIC_DSD and INVALID_DSD bits (Reg. 04h) allow the CS4364 to alter the incoming invalid DSD data.
Depending on the error, the data may either be attenuated or replaced with a muted DSD signal (the
MUTEC pins would be set according to the DAMUTE bit (Reg. 08h)).
More information for any of these register bits can be found in the
The DSD input structure and analog outputs are designed to handle a nominal 0 dB-SACD (50% modulation
index) at full rated performance. Signals of +3 dB-SACD may be applied for brief periods of time however,
performance at these levels is not guaranteed. If sustained +3 dB-SACD levels are required, the digital vol-
ume control should be set to -3.0 dB. This same volume control register affects PCM output levels. There
is no need to change the volume control setting between PCM and DSD in order to have the 0 dB output
levels match (both 0 dBFS and 0 dB-SACD will output at -3 dB in this case).
CS4364
Right Chan nel
Left Chan nel
Audio D ata
Audio D ata
implements the channel mixing functions of the ATAPI CD-ROM specification. The
Figure 17. ATAPI Block Diagram (x = channel pair 1, 2, or 3)
Figure
18). Use of Phase Modulation Mode may not directly effect the performance of
Σ
Table 9 on page 41
A Channel
B Channel
Volume
Volume
Control
Control
“Parameter Definitions” on page
and
Σ
Figure 17
MUTE
MUTE
for additional informa-
Aout Ax
AoutBx
CS4364
47.
25